STMicroelectronics L6728TR
- Part No.:
- L6728TR
- Manufacturer:
- STMicroelectronics
- Category:
- DC DC Switching Controllers
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
L6728TR.pdf
- Description:
- IC REG CTRLR BUCK 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:6,128
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6728TR from STMicroelectronics is a single-phase synchronous buck PWM controller with integrated high-current gate drivers, designed for DC-DC step-down conversion in CPU/DSP and subsystem power supplies. It features a 0.8 V internal reference (±0.8 % accuracy), fixed 300 kHz switching frequency, sensorless overcurrent protection via low-side RDS(on) sensing, Power Good output, and DFN10 3×3 mm package.
For engineers reviewing the L6728TR datasheet, L6728TR pinout, L6728TR application, or L6728TR equivalent, key selection considerations include its voltage-mode control loop, programmable dual-level OCP, LS-less pre-bias startup capability, VSEN-based OV/UV protection, and compatibility with 5–12 V VCC and ≥1.5 V input rails.
Technical Context
L6728TR implements a voltage-mode error amplifier with 15 MHz GBWP and 8 V/μs slew rate to support fast transient response in tightly regulated point-of-load applications. Its adaptive anti-cross-conduction logic monitors PHASE and LGATE to dynamically adjust dead time, minimizing body-diode conduction without external Schottky diodes.
The controller supports sensorless current sensing by measuring voltage drop across the low-side MOSFET's RDS(on) at the PHASE pin, enabling dual-level OCP (programmable 1st level + fixed 1.5× 2nd level). The PGOOD output asserts only after soft-start completion and within ±11 % VSEN window (0.68–0.92 V), tied directly to output or resistor divider.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | Fixed 300 kHz (±10 %) - enables predictable EMI filtering and compact magnetics design. |
| Reference Voltage | 0.8 V ±0.8 % - ensures stable output regulation down to 0.8 V with minimal drift over line/temperature. |
| Output Accuracy | ±0.8 % over line, load, and temperature - meets tight tolerance requirements for memory and CPU core rails. |
| Gate Drive Capability | HS: 1.5 A source / 1.1 Ω sink; LS: 1.5 A source / 0.65 Ω sink - drives multiple parallel N-MOSFETs with fast edge rates. |
| OCP Threshold Range | 50–550 mV (1st level), set by ROCSET resistor - eliminates need for external sense resistors and saves PCB area. |
| VCC Range | 5–12 V - supports direct connection to common system rails without auxiliary LDO. |
| Soft-Start Time | 4.5 ms typical - linearly ramps internal reference to limit inrush current into bulk output capacitance. |
Pinout & Package
Package: DFN10 (3 mm × 3 mm, 0.5 mm pitch, exposed thermal pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 BOOT | HS driver bootstrap supply | Connects via 100 nF capacitor to PHASE node; supplies floating HS gate drive voltage above PHASE potential. |
| 2 PHASE | HS return / current sense node | Monitors low-side RDS(on) voltage for OCP; provides adaptive dead-time feedback by detecting HS turn-off. |
| 3 UGATE | High-side MOSFET gate driver output | Direct drive to HS gate; supports fast switching with 1.5 A peak source/sink capability. |
| 4 LGATE / OC | Low-side gate driver output & OCP programming | Drives LS gate; sources 10 μA during startup to set 1st-level OCP threshold via ROCSET resistor to GND. |
| 5 GND | Power and signal reference ground | Common return for all internal circuits, drivers, and protections; must connect to low-impedance PCB ground plane. |
| 6 VCC | Controller and driver supply | Accepts 5–12 V input; powers internal logic, EA, oscillator, and gate drivers; requires ≥1 nF MLCC decoupling. |
| 7 COMP / DIS | Error amplifier output & enable/disable control | Compensates control loop via RC network to FB; device disabled when voltage < 0.75 V (typical). |
| 8 FB | Inverting input of error amplifier | Connects to output voltage divider; compares regulated output against 0.8 V reference for closed-loop control. |
| 9 VSEN | Output voltage monitoring for protections | Inputs to OVP/UVP comparators and PGOOD logic; enables accurate fault detection independent of FB divider. |
| 10 PGOOD | Open-drain Power Good status output | Pulled low if VSEN outside 0.68–0.92 V window; requires external pull-up ≤ VCC; asserts only after soft-start completes. |
Key Features
| Feature | Design Value |
|---|---|
| LS-less Pre-bias Startup | Enables safe start-up into pre-charged outputs by delaying LS activation until HS begins switching-prevents negative voltage spikes and inductor current reversal. |
| Sensorless Dual-Level OCP | Eliminates external current-sense resistors by using low-side RDS(on); provides two-tier protection-latched shutdown on 2nd-level exceedance, four-cycle latch on 1st-level repeat. |
| VSEN-Based Protection Architecture | Dedicated VSEN pin enables independent OVP (0.97–1.03 V), UVP (0.57–0.63 V), and PGOOD (0.68–0.92 V) thresholds-decouples protection from FB divider errors. |
| Adaptive Dead-Time Control | Monitors PHASE and LGATE transitions to minimize shoot-through risk while reducing body-diode conduction loss-no external timing components required. |
| Integrated High-Current Drivers | 1.5 A HS/LS gate drive with low on-resistance (1.1 Ω HS sink, 0.65 Ω LS sink) supports fast MOSFET switching and paralleled FET configurations. |
Applications
| Memory and Termination Supply | CPU and DSP Core Supply |
|---|---|
|
Use Scenario: Providing stable 1.2–1.8 V rail for DDR3/DDR4 memory modules and termination networks in servers and workstations. IC Role / Device Role / Timing Role: Primary synchronous buck controller regulating memory VDDQ/VTT with precise 0.8 V reference tracking and fast transient response. Use Value: ±0.8 % output accuracy and 300 kHz fixed frequency ensure compliance with JEDEC memory voltage tolerances and simplify EMI filter design. |
Use Scenario: Delivering tightly regulated 0.8–1.5 V core voltage to x86 CPUs or DSPs with dynamic load steps up to 10 A/μs. IC Role / Device Role / Timing Role: Voltage-mode PWM controller managing high-efficiency buck conversion with LS-less startup and dual-level OCP for processor safety. Use Value: 15 MHz GBWP and 8 V/μs slew rate enable rapid correction of load transients; VSEN-based PGOOD confirms rail stability before processor release. |
| Subsystem Power Supply (MCH/IOCH) | Distributed Power Supply for PCIe/PCI |
|
Use Scenario: Generating 3.3 V or 5 V auxiliary rails for memory controller hubs (MCH), I/O controller hubs (IOCH), or chipset logic. IC Role / Device Role / Timing Role: Flexible buck controller supporting wide VCC (5–12 V) and VIN ≥1.5 V, enabling direct use of system bus voltages. Use Value: Adjustable output via FB divider and robust UV/OV protections ensure reliable operation across varying motherboard power domains. |
Use Scenario: Local point-of-load regulation for PCIe add-in cards requiring isolated 3.3 V or 12 V per-slot power with fault reporting. IC Role / Device Role / Timing Role: Compact DFN10 controller delivering PGOOD signaling and programmable OCP to meet PCIe slot power management requirements. Use Value: Open-drain PGOOD output interfaces directly with PCIe hot-plug controllers; DFN10 footprint minimizes board space in dense card layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6269CRZ-T | Uses current-mode control; 500 kHz switching; no integrated VSEN monitor-relies on FB for all protections. | Lacks dedicated VSEN pin and PGOOD latching behavior; requires external circuitry for equivalent OV/UV response. | Preferred where higher switching frequency reduces inductor size, but demands additional protection components. |
| TPS54620RGYR | Integrated FETs (not controller-only); 4.5–17 V input; 2.5–6.5 V output range; no LS-less startup. | Not pin-compatible; lacks pre-bias start-up capability and sensorless RDS(on) OCP-requires external sense resistor. | Selected when board space constraints favor integrated solution over discrete MOSFET flexibility. |
Compared with ISL6269CRZ-T and TPS54620RGYR, L6728TR offers unique VSEN-based independent protection, LS-less startup for pre-biased loads, and true controller-level flexibility with external MOSFET selection-critical for high-reliability industrial and computing power designs.
Availability
L6728TR is available at Aetrix Electronics and suitable for CPU core supplies, memory termination rails, MCH/IOCH subsystem power, and PCIe distributed power applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for L6728TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, microcontrollers, and analog ICs for industrial, automotive, and computing markets.
L6728TR belongs to ST's high-performance DC-DC controller product line, engineered specifically for efficient, compact, and robust point-of-load regulation in demanding computing and communications infrastructure.
FAQ
What is the function of the VSEN pin on L6728TR?
The VSEN pin provides dedicated monitoring of the regulated output voltage for overvoltage (OVP), undervoltage (UVP), and Power Good (PGOOD) functions. It operates independently from the FB pin, allowing accurate protection thresholds (e.g., OVP = 0.97–1.03 V) without being affected by FB resistor divider tolerance or noise-critical for system-level reliability.
How does the LS-less startup feature work, and why is it important?
LS-less startup delays activation of the low-side MOSFET until the high-side begins switching, preventing reverse current flow into a pre-biased output. This avoids dangerous negative voltage spikes and inductor current reversal during cold start-essential for systems with hot-swappable modules or shared power rails where output capacitance may retain charge.
Can L6728TR regulate output voltages below 0.8 V?
No-L6728TR has a fixed 0.8 V internal reference and is not designed to regulate below that threshold. Its minimum output is 0.8 V, achieved by connecting FB directly to the output. Higher voltages are set using an external resistor divider from output to FB and from FB to GND, scaling the feedback accordingly.
What happens when overcurrent protection triggers on L6728TR?
Upon 2nd-level OCP detection-or four consecutive 1st-level events-the device latches both UGATE and LGATE low and halts switching. Recovery requires cycling the VCC supply to reset the protection state. This hard latch prevents repeated fault attempts and protects downstream MOSFETs and load circuitry from sustained overcurrent stress.
L6728TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 5V ~ 12V
- Frequency - Switching:
- 300kHz
- Duty Cycle (Max):
- 80%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable, Phase Control, Power Good
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
L6728TR FAQ
1.How can I place an order for L6728TR through Aetrix?
Please submit a Request for Quotation (RFQ) for L6728TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6728TR reliable?
The price and inventory of L6728TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6728TR is usually 5 days.
3.What payment methods are accepted for L6728TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6728TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6728TR?
L6728TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6728TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6728TR?
For technical support, including L6728TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6728TR requirements.
6.How does Aetrix verify that L6728TR is sourced from the original manufacturer or authorized distributors?
All L6728TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6728TR meets industry standards.
7.What is the process for return or replacement of L6728TR?
All L6728TR units undergo pre-shipment inspection (PSI). If there is an issue with L6728TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6728TR part is unused and in its original packaging.
Return procedure for L6728TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6728TR Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

