My Inquiry
My Account
STMicroelectronics L6751BTR
- Part No.:
- L6751BTR
- Manufacturer:
- STMicroelectronics
- Category:
- Special Purpose Regulators
- Package:
- 68-VFQFN Exposed Pad
- Datasheet:
-
L6751BTR.pdf
- Description:
- IC REG CTRLR DDR 2OUT 68QFN
- Quantity:
- Payment:
- Shipping:
Inventory:500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6751BTR from STMicroelectronics is a digitally controlled dual PWM controller for Intel VR12 and AMD SVI CPU/memories, supporting up to 6-phase CORE/VDDQ and 1-phase GFX/VSA/NB with dual remote sense, 0.5% Vout accuracy, full-differential DCR current sensing, and VFQFPN68 8×8 mm package. It delivers adaptive voltage positioning (AVP), dynamic phase management (DPM), and PMBus™ programmability for server/desktop VRM/VRD applications.
For engineers reviewing the L6751BTR datasheet, L6751BTR pinout, L6751BTR application, or L6751BTR equivalent, key selection criteria include VR12/SVI compliance, dual independent oscillator control, per-phase overcurrent protection, thermal compensation via single NTC, and JMode configurability for voltage positioning and section disable.
Technical Context
The L6751BTR integrates two independent control loops: a multi-phase section (up to 6 phases) with LTB Technology® for fast transient response and load-line programming, and a single-phase section (GFX/VSA/VDDNB) with tracking capability (VTT = VDDQ/2). Both sections support full-differential current sensing across DCR and dual remote sensing for high-accuracy regulation.
It implements VR12-compliant SerialVID (25 MHz, rev1.5) with programmable IMAX, TMAX, VBOOT, and ADDRESS, plus AMD SVI compatibility. Protection includes average/per-phase OC, OV/UV, FB disconnection, and dual VR_RDY signaling - all configurable via PMBus™ or pinstrapping.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Control Architecture | Dual PWM with independent multi-phase (6-phase max) and single-phase (1-phase) loops |
| Vout Accuracy | ±0.5% with dual remote sense, enabling tight regulation for CPU core/memory rails |
| Current Sensing | Full-differential DCR sensing per phase, supporting accurate per-phase OC and current sharing |
| Thermal Compensation | Single NTC input (TM pin) used for VR_HOT generation, IMON/ILIM scaling, and load-line adjustment |
| Interface | PMBus™ v1.2 compliant with READ_VOUT, READ_IOUT, READ_TEMPERATURE, and programmable OV threshold |
| Protection Features | Dual VR_RDY, per-phase + average OC, OV/UV, FB disconnection, pre-biased output management |
| Oscillators | Dual independent adjustable oscillators: multi-phase (ROSC) and single-phase (SOSC), each resistor-programmable |
Pinout & Package
Package: VFQFPN68 (8 × 8 mm, 0.4 mm pitch, exposed thermal pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PWM1–PWM6 | Multi-phase PWM outputs | Drive external high-side/low-side drivers or DrMOS; support HiZ status and level strapping for compatibility |
| SPWM / SEN | Single-phase PWM output | Drives GFX/VSA/VDDNB driver; configurable HiZ via pinstrapping or TM short-to-GND in JMode |
| CS1P–CS6P / CS1N–CS6N | Differential current sense inputs | Enable full-differential DCR sensing per channel; unused channels require specific termination per phase count |
| VSEN / SVSEN | Dual remote sense inputs | Provide high-accuracy feedback by sensing at load point; enable 0.5% Vout regulation tolerance |
| TM / STM | Thermal monitor inputs | Accept NTC network for temperature-based VR_HOT assertion, IMON scaling, and load-line compensation |
| SVDATA / SVCLK / ALERT# | SerialVID bus interface | Support VR12-compliant 25 MHz SVID communication for VID updates, telemetry, and fault reporting |
Key Features
| Feature | Design Value |
|---|---|
| LTB Technology® (2nd gen) | Enables fast transient response and stable loop compensation without external component tuning |
| Dynamic Phase Management (DPM) | Automatically scales active phase count based on load, reducing switching losses at light loads |
| Variable Frequency Diode Emulation (VFDE) | Optimizes efficiency in light-load PSK mode by dynamically adjusting frequency and diode emulation timing |
| Gate Drive Control (GDC) | Adjusts high-side gate drive strength based on load and temperature to minimize conduction and switching losses |
| JMode Configuration | Enables hardware-selectable voltage positioning modes (e.g., disable single-phase section via TM short) |
Applications
| Intel VR12 Desktop CPU VRM | AMD SVI Server Memory VRD |
|---|---|
Use Scenario: High-current power delivery to Intel Core i7/i9 desktop CPUs with dynamic VID transitions and AVP requirements. IC Role / Device Role / Timing Role: Dual-loop VR controller managing 6-phase CORE and 1-phase VSA with synchronized SVID updates and dual VR_RDY signaling. Use Value: Enables sub-100 ns transient response and ±0.5% Vout accuracy under 100 A load steps, meeting Intel VR12 spec for adaptive voltage positioning. |
Use Scenario: DDR3 memory supply with VDDQ and VTT rails in dual-socket AMD Opteron servers. IC Role / Device Role / Timing Role: Multi-phase controller for VDDQ (6-phase) with VTT (1-phase) tracking at 50% scaling, using shared NTC for thermal compensation. Use Value: Eliminates need for separate VTT controller; single NTC design reduces BOM cost while maintaining ±1% VTT accuracy across temperature. |
| Workstation GPU Power | High-Density Rack Server VRD |
Use Scenario: Graphics processing unit (GFX) rail in professional workstations requiring independent regulation and fast load-step response. IC Role / Device Role / Timing Role: Single-phase section (SPWM) delivering dedicated 1-phase power to GPU with independent oscillator (SOSC) and remote sense (SVSEN). Use Value: Independent frequency control avoids coupling with CORE rail noise; SPWM supports 230 kHz–1 MHz range for optimal EMI/efficiency trade-off. |
Use Scenario: Compact, high-efficiency VRD for space-constrained 1U rack servers with strict thermal and telemetry requirements. IC Role / Device Role / Timing Role: PMBus™-managed dual-controller handling both CPU core (6-phase) and system agent (1-phase) with real-time READ_IOUT/READ_TEMPERATURE monitoring. Use Value: Enables OEM telemetry integration and predictive maintenance via standardized PMBus commands, reducing firmware development effort. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual PWM VR controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6367IRZ | Intel VR12.5/VR13 compliant; supports 3-level PWM and higher IMAX resolution; no AMD SVI support | Targeted at newer Intel platforms only; lacks SVI bus and single NTC thermal architecture | Choose for VR12.5+ designs requiring tighter IMAX granularity and 3-level PWM efficiency gains |
| TPS53679RSLR | TI NexFET™-integrated solution; supports up to 7-phase with CSD97374 QFN; no standalone DrMOS flexibility | Requires TI-specific power stages; lacks JMode and dual independent oscillators | Prefer when using TI's integrated power stages and needing simplified layout over discrete driver flexibility |
Compared with ISL6367IRZ and TPS53679RSLR, the L6751BTR uniquely combines VR12 + AMD SVI dual-protocol support, single-NTC thermal compensation, and JMode hardware configurability - making it optimal for mixed-platform server motherboards requiring field-programmable voltage positioning and legacy compatibility.
Availability
L6751BTR is available at Aetrix Electronics and suitable for high-current VRM/VRD designs in desktop motherboards, dual-socket servers, workstation GPUs, and DDR3 memory power systems requiring stable component supply, long-lifecycle support, and traceable sourcing.
Supply support for L6751BTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, microcontrollers, and analog ICs for industrial, automotive, and computing markets.
The L6751BTR belongs to ST's VRM/VRD controller product line, designed specifically for high-efficiency, digitally programmable multi-phase CPU and memory power delivery in x86 platforms compliant with Intel VR12 and AMD SVI standards.
FAQ
What is the maximum supported phase count for the multi-phase section?
The L6751BTR supports up to six active phases for the CORE/VDDQ rail, with programmable phase assignment via pinstrapping (Table 7 in datasheet). Unused phase channels (e.g., CS5P/CS5N when configured for 4-phase) must be terminated per ST's recommended RC network to maintain stability and avoid false OC triggers.
Does the L6751BTR support pre-biased output startup?
Yes - the L6751BTR implements LSLESS (Load-Switch Less Startup) with pre-biased output management. It monitors VOUT during startup and adjusts gate drive timing to prevent reverse current flow into a pre-charged rail, ensuring safe cold-boot into systems with powered-down downstream circuitry.
How is thermal compensation implemented using the TM pin?
The TM pin accepts a single NTC thermistor network (e.g., NTHS0805N02N6801) placed near the multi-phase power stage. The internal ADC digitizes temperature, enabling VR_HOT assertion, IMON/ILIM scaling, and load-line adjustment. Gain is set via TCOMP/STCOMP pins, with JMode allowing TM-to-GND short to disable the single-phase section.
Can the single-phase section operate independently of the multi-phase section?
Yes - the single-phase section (SPWM) has its own oscillator (SOSC), error amplifier, and feedback path (SVSEN/SFB), allowing fully independent regulation of GFX/VSA/VDDNB rails. It can be disabled via JMode (TM shorted to GND) or pinstrapped EN signal, without affecting multi-phase operation.
L6751BTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 68-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, DDR, Intel VR12, AMD SVI
- Voltage - Input:
- 10.8V ~ 13.2V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.25V ~ 1.52V
- Operating Temperature:
- 0°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 68-QFN (8x8)
L6751BTR FAQ
1.How can I place an order for L6751BTR through Aetrix?
Please submit a Request for Quotation (RFQ) for L6751BTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6751BTR reliable?
The price and inventory of L6751BTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6751BTR is usually 5 days.
3.What payment methods are accepted for L6751BTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6751BTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6751BTR?
L6751BTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6751BTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6751BTR?
For technical support, including L6751BTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6751BTR requirements.
6.How does Aetrix verify that L6751BTR is sourced from the original manufacturer or authorized distributors?
All L6751BTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6751BTR meets industry standards.
7.What is the process for return or replacement of L6751BTR?
All L6751BTR units undergo pre-shipment inspection (PSI). If there is an issue with L6751BTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6751BTR part is unused and in its original packaging.
Return procedure for L6751BTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6751BTR Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
