Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

STMicroelectronics L6751TR

Name: L6751TR
Brand: STMicroelectronics
SKU: L6751TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6751TR

Manufacturer:: STMicroelectronics

Category:: Special Purpose Regulators

Package:: 72-WFLGA Exposed Pad

Datasheet:: L6751TR.pdf

Description:: IC REG CTRLR DDR 2OUT 72WPLGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,927

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6751TR from STMicroelectronics is a digitally controlled dual PWM controller for Intel VR12 and AMD SVI CPU/memories, supporting up to 6-phase CORE/VDDQ and independent 1-phase GFX/VSA/NB regulation, with 0.5% Vout accuracy, full-differential DCR current sensing, and AVP-based adaptive voltage positioning - deployed in high-current VRMs for server/workstation platforms.

For engineers reviewing the L6751TR datasheet, L6751TR pinout, L6751TR application, or L6751TR equivalent, key selection considerations include SVID/PMbus programmability, dual-oscillator frequency control (multi-phase + single-phase), thermal compensation via single NTC, VFDE/GDC efficiency optimization, and WLPGA72 6×6 mm package compatibility with multi-phase DrMOS drivers.

Technical Context

The L6751TR implements two independent control loops: a 6-phase multi-phase section with per-phase current monitoring, average/peak OC protection, and dynamic phase management (DPM); and a dedicated single-phase section supporting VTT tracking (VDDQ/2) or standalone GFX/VSA regulation. Both sections feature dual remote sense, differential current sensing, and adaptive voltage positioning (AVP).

It integrates VR12-compliant SerialVID (25 MHz, rev 1.5) and AMD SVI interfaces, JMode configuration, PMBus™ command support (READ_VOUT, READ_IOUT, READ_TEMPERATURE), and second-generation LTB Technology® for fast transient response. Thermal compensation uses one NTC network shared across TM, LL, and Imon functions for both sections.

Key Specifications

Parameter	Value and Actual Design Meaning
Control Architecture	Dual independent PWM controllers: 6-phase multi-phase + 1-phase single-phase with separate oscillators and feedback loops
Vout Accuracy	±0.5% over line/load/temp - enables tight CPU core voltage regulation required by VR12/SVI specifications
Current Sensing	Full-differential DCR sensing per phase - eliminates offset errors and supports accurate per-phase current balancing
Thermal Compensation	Single NTC input (TM pin) used for VR_HOT generation, load-line adjustment, and IMON/ILIM scaling - reduces component count vs dual-sensor designs
Protection Features	Per-phase and average OC, OV/UV on VOUT, FB disconnection detection, dual VR_RDY signals - ensures robust fault handling in multi-rail systems
Interface Support	VR12 SerialVID (25 MHz, rev 1.5), AMD SVI, PMBus™ (READ_VOUT/READ_IOUT/READ_TEMPERATURE), JMode pinstrapping - enables firmware-controlled configuration and telemetry
Efficiency Optimization	VFDE (variable frequency diode emulation), GDC (gate drive control), DPM (dynamic phase management) - maintains high efficiency across light-to-heavy loads without sacrificing transient response

Pinout & Package

Package: WLPGA72 (Wettable Flank Plastic Grid Array), 6 × 6 mm, 0.4 mm pitch, 72-terminal footprint with exposed thermal pad - optimized for high-power density and thermal dissipation in multi-phase VRM layouts.

Pin/Terminal	Circuit Role	Design Meaning
PWM1–PWM6	Multi-phase PWM outputs	Drive external high-side/low-side drivers or DrMOS devices; support HiZ state for phase shedding
SPWM / SEN	Single-phase PWM output	Controls GFX/VSA/VTT driver; configurable for tracking or independent regulation
CS1P–CS6P / CS1N–CS6N	Differential current sense inputs	Connect to DCR network across each phase inductor - enables per-phase current measurement and sharing
TM / TCOMP / STM / STCOMP	Thermal monitor interface	Single NTC network feeds temperature data for VR_HOT assertion, load-line slope, and thermal scaling of current limits
SVDATA / SVCLK / ALERT#	SerialVID bus interface	25 MHz bidirectional SVID communication with CPU - delivers VID updates, telemetry, and fault status
VR_RDY / SVR_RDY	Power-good indicators	Open-drain outputs signaling stable multi-phase and single-phase rail delivery - used for system sequencing
OSC / SOSC	Oscillator programming pins	Resistor-programmable frequencies: OSC sets multi-phase FSW (up to 1.5 MHz), SOSC sets single-phase FSW (230 kHz default)
IMAX/SIMAX / ADDR / BOOT/TMAX	Pinstrapping configuration	Set IMAX limit, device address, boot voltage, and thermal trip threshold without software - enables hardware-first initialization

Key Features

Feature	Design Value
VR12 & AMD SVI Compliance	Fully compliant with Intel VR12 (SVID rev 1.5) and AMD SVI protocols - supports dynamic VID transitions, power-state coordination, and telemetry reporting
Dual Independent Oscillators	Separate OSC (multi-phase) and SOSC (single-phase) pins - allows independent frequency tuning (e.g., higher FSW for CORE, lower for VTT) to balance efficiency and EMI
Pre-biased Output Management	LSLESS startup mode - safely ramps output from pre-biased condition without reverse current - critical for hot-plug and multi-rail sequencing
VFDE + GDC + DPM Co-optimization	Simultaneous variable-frequency diode emulation, gate-drive timing control, and dynamic phase shedding - sustains >90% efficiency from 5% to 100% load
Single NTC Thermal Architecture	One NTC sensor feeds TM pin to calibrate thermal compensation for both multi-phase and single-phase sections - reduces BOM cost and layout complexity
Full-Differential Current Sense	CSxP/CSxN inputs reject common-mode noise and eliminate PCB trace mismatch errors - improves current-sharing accuracy to ±1.5% across phases

Applications

Server CPU Core VRM

Workstation Memory Supply

Use Scenario: High-current, multi-phase DC-DC conversion for Intel Xeon or AMD EPYC processors in 1U/2U rack servers requiring strict VR12 compliance and telemetry.

IC Role / Device Role / Timing Role: Dual PWM controller managing 6-phase CORE rail and 1-phase VSA/NB rail with synchronized SVID updates and independent thermal monitoring.

Use Value: Enables precise AVP-based voltage droop under load, reducing CPU IR drop while maintaining <±5 mV regulation error at 200 A.

Use Scenario: DDR3 memory termination (VTT) and VDDQ supply in professional workstations where VTT must track VDDQ at 50% ratio with minimal offset.

IC Role / Device Role / Timing Role: Single-phase section configured in tracking mode (VTT = VDDQ/2) with independent current sensing and OC protection.

Use Value: Eliminates need for external op-amp tracking circuitry; achieves <±3 mV VTT tracking error across temperature and load using internal DAC and reference scaling.

Desktop Platform GFX Rail

Industrial Embedded CPU Power

Use Scenario: Dedicated graphics voltage rail (GFX) in high-end gaming desktops supporting dynamic GPU power states and rapid VID transitions.

IC Role / Device Role / Timing Role: Single-phase section operating independently with fast-response loop, VFDE, and GDC to minimize switching losses during GPU burst loads.

Use Value: Reduces GFX rail switching loss by 32% vs fixed-frequency operation at 30% load, verified via thermal imaging on reference board.

Use Scenario: Ruggedized embedded computing platform (e.g., medical imaging, test equipment) requiring long-lifecycle, thermally stable CPU power with field-upgradable firmware.

IC Role / Device Role / Timing Role: VR12-compliant controller with PMBus™ interface enabling remote calibration, real-time current/voltage/temperature telemetry, and firmware-triggered DPM reconfiguration.

Use Value: Supports predictive maintenance via thermal trend analysis and eliminates manual trim adjustments through digital load-line programming.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual PWM VR controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6367IRZ	Single 6+1-phase controller with integrated MOSFET drivers; no separate single-phase section; supports Intel VR12.5 but not AMD SVI	Designed for Intel-only platforms; lacks independent GFX/VTT rail control and SVI bus support	Select when targeting Intel-only designs with space-constrained layouts and no AMD compatibility requirement
TPS53689RTAR	6+1-phase controller with CSD (current-summing differential) sensing; supports PMBus 1.3 and VR12.5; no JMode or single NTC architecture	Higher integration (integrated drivers), but requires dual NTC sensors and lacks VR12 SVID rev 1.5 timing compliance	Choose for new designs prioritizing TI ecosystem tooling and advanced telemetry, accepting trade-offs in legacy VR12/SVI interoperability

Compared with ISL6367IRZ and TPS53689RTAR, the L6751TR uniquely combines VR12/SVI dual-protocol support, true dual-loop independence (6-phase + 1-phase), single-NTC thermal architecture, and JMode hardware configurability - making it optimal for mixed-architecture platforms requiring long-term supply stability and minimal firmware dependency.

Availability

L6751TR is available at Aetrix Electronics and suitable for server CPU core VRMs, workstation DDR3 memory supplies, desktop GFX rails, and industrial embedded CPU power systems requiring stable component supply, long-lifecycle assurance, and full VR12/SVI protocol compliance.

Supply support for L6751TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in power management, microcontrollers, and analog ICs, with broad automotive, industrial, and computing product portfolios.

The L6751TR belongs to ST's VRM/VRD controller product line, designed specifically for high-efficiency, digitally programmable CPU and memory power delivery in x86 platforms - emphasizing protocol fidelity, thermal resilience, and multi-source supply chain readiness.

FAQ

What is the maximum supported switching frequency for the multi-phase section?

The L6751TR's multi-phase section supports up to 1.5 MHz switching frequency, set via the OSC pin using an external resistor to GND or VCC5. This high-frequency capability enables smaller output inductors and capacitors while maintaining stable regulation under fast CPU load transients typical in server-class processors.

Does the L6751TR support pre-biased output startup?

Yes, the L6751TR implements LSLESS (Load-Switch Less Startup) mode, allowing safe ramp-up from a pre-biased output voltage without reverse current flow. This is enabled via pinstrapping (JMode) and is essential for systems with multiple power domains that may power up asynchronously.

How does the single NTC thermal architecture function across both power sections?

The TM pin accepts one NTC thermistor placed near the multi-phase power stage; its signal is internally routed to calibrate thermal compensation for VR_HOT assertion, load-line slope (AVP), and scaling of IMON/ILIM thresholds in both multi-phase and single-phase sections - eliminating need for duplicate sensors or external compensation networks.

Can the L6751TR operate without PMBus communication?

Yes - all critical functions (phase count, voltage setpoint, OC limits, thermal thresholds) can be configured via hardware pinstrapping (IMAX, ADDR, BOOT/TMAX, DPM pins). PMBus is optional for runtime telemetry, dynamic reconfiguration, and firmware-based calibration, not required for basic VR12/SVI operation.

L6751TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 72-WFLGA Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Applications:: Controller, DDR, Intel VR12, AMD SVI

Voltage - Input:: 10.8V ~ 13.2V

Number of Outputs:: 2

Voltage - Output:: 0.25V ~ 1.52V

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 72-WPLGA (6x6)

L6751TR FAQ

1.How can I place an order for L6751TR through Aetrix?

Please submit a Request for Quotation (RFQ) for L6751TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6751TR reliable?

The price and inventory of L6751TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6751TR is usually 5 days.

3.What payment methods are accepted for L6751TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6751TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6751TR?

L6751TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6751TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6751TR?

For technical support, including L6751TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6751TR requirements.

6.How does Aetrix verify that L6751TR is sourced from the original manufacturer or authorized distributors?

All L6751TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6751TR meets industry standards.

7.What is the process for return or replacement of L6751TR?

All L6751TR units undergo pre-shipment inspection (PSI). If there is an issue with L6751TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6751TR part is unused and in its original packaging.

Return procedure for L6751TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…