STMicroelectronics L6788A
- Part No.:
- L6788A
- Manufacturer:
- STMicroelectronics
- Category:
- Special Purpose Regulators
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
L6788A.pdf
- Description:
- IC REG DRIVER GPU 3OUT 40VFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:2,042
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6788A from STMicroelectronics is a 3-phase synchronous buck controller with integrated high-current gate drivers, designed for GPU core voltage regulation. It supports 1/2/3-phase operation, delivers up to 1.350 V output with ±2% accuracy via serial/parallel VID, and features full differential current sensing, remote voltage sensing, and 5 V LDO output. Used in high-current DC-DC converters for discrete and integrated graphics cards.
For engineers reviewing the L6788A datasheet, L6788A pinout, L6788A application, or L6788A equivalent, key selection criteria include phase scalability, thermal management architecture, droop programming via RT/DROOP pin, SMBus programmability for power sequencing, and robust OCP/UVP/OVP protection with latched fault handling.
Technical Context
The L6788A implements adaptive anti-cross-conduction logic per phase, with three independent PWM channels (PWM1–PWM3) driving high-side (UGATE1–3) and low-side (LGATE1–3) MOSFETs. Its oscillator supports 200–800 kHz switching frequency via external RT resistor, and it embeds a 1.240 V internal reference for precise DAC-based voltage setting.
Thermal monitoring uses dual-threshold comparison on TCS pin (1.500 V warning / 2.500 V shutdown), while VR_HOT/EN serves as both enable input and thermal status output. Current sensing employs differential inputs (CS1±–CS3±) across each inductor, with average current sharing correction and total delivered current monitoring via IOUT/OCP.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Range | 0.800–1.350 V with ±2% accuracy; set via VID0/VID1 or SMBus for GPU power play table compliance. |
| Switching Frequency | 200–800 kHz; programmed by RT/DROOP pin resistor (9 kHz/µA gain); enables optimization of efficiency vs. size. |
| Phase Configuration | 1-, 2-, or 3-phase operation; auto-detected and configured via MODE pin voltage (1.7 V floating = 3-phase default). |
| Current Sensing | Full differential per-phase sensing (CS1±–CS3±); supports DCR-based or resistive sensing with 33 µA OCP threshold per channel. |
| Protections | OVP (140% VREF), UVP (50% VREF), average OCP (1.700 V at IOUT/OCP), thermal shutdown (TJ = 150 °C), and latched POK fault signaling. |
| Integrated LDO | 5 VCC output (20 mA min); regulated from VCC1_IC ≥ 8 V; powers external circuitry and simplifies auxiliary rail design. |
| Interface | SMBus-compatible SCL/SDA; supports dynamic voltage scaling, telemetry readback (IOUT, temperature), and fault logging. |
| Package | VPQFN40 (6 × 6 mm, 0.5 mm pitch); exposed pad for thermal dissipation; RthJC = 1 °C/W, RthJA = 35 °C/W. |
Pinout & Package
VPQFN40 package (6 × 6 mm, 0.5 mm pitch) with exposed thermal pad soldered to PGND plane. Pin 41 (PGND) and the exposed pad provide primary thermal path; recommended layout uses 16 vias under pad for optimal junction-to-PCB conduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BOOT1–3 | HS driver bootstrap supply | Capacitively coupled to PHASEx; enables high-side N-MOSFET drive; requires external diode and 100 nF capacitor. |
| UGATE1–3 | HS MOSFET gate driver output | Drives gate of high-side FETs; series resistor recommended to damp ringing and reduce EMI. |
| LGATE1–3 | LS MOSFET gate driver output | Drives gate of low-side FETs; supports 12 V bus; series resistor reduces shoot-through risk. |
| CS1±–CS3± | Differential current sense inputs | Measure inductor current per phase; CSx+ connects to phase node, CSx− to output node; enables per-phase OCP and sharing. |
| VSEN / FBRTN | Remote voltage sensing pair | VSEN monitors load point; FBRTN returns to same point-enables accurate regulation despite PCB IR drop. |
| RT/DROOP | Frequency & droop control | Resistor sets FSW (200–800 kHz); also enables/disables droop compensation when pulled to AGND or left floating. |
| IOUT/OCP | Current monitor & OCP set | Sources current proportional to total IOUT; resistor to AGND sets OCP threshold (1.700 V = trip); supports NTC compensation. |
| VR_HOT/EN | Enable input / thermal status | Pulled up internally (10 µA); low = disable; floating = enable; open-circuit = thermal warning; cycle to clear latch. |
Key Features
| Feature | Design Value |
|---|---|
| Self-detecting multi-phase operation | Automatically configures 1/2/3-phase based on MODE pin voltage and connected phases-eliminates manual configuration errors. |
| Embedded 5 V LDO regulator | Delivers 25 mA at ±2.5% accuracy from VCC1_IC ≥ 8 V-powers SMBus transceivers, sensors, or logic without external LDO. |
| Pre-biased soft-start (LSLess) | Starts safely into pre-charged output without reverse current-critical for GPU hot-plug and system-level power sequencing. |
| Advanced thermal management | Dual-threshold TCS monitoring (1.500 V / 2.500 V) + die temperature sensing (T_HOT = T_SHUTDOWN − T_DELTA)-enables graded thermal response. |
| Full differential remote sensing | VSEN/FBRTN pair referenced to load point-not IC pins-ensures <±2% regulation accuracy under high-current transient loads. |
| Programmable overcurrent protection | IOUT/OCP pin sources current proportional to total output current; external resistor sets exact OCP threshold (e.g., 1.700 V = 100 A system). |
Applications
| Graphics Card GPU Core Supply | High-Performance CPU VRM |
|---|---|
Use Scenario: Regulating core voltage for discrete NVIDIA/AMD GPUs requiring dynamic voltage scaling across multiple power states. IC Role / Device Role / Timing Role: Primary 3-phase buck controller with SMBus interface for real-time VID updates and telemetry feedback during GPU clock transitions. Use Value: ±2% output accuracy and 200–800 kHz programmable frequency enable tight voltage margins and optimized transient response for GPU load steps >50 A/µs. | Use Scenario: Delivering stable 0.8–1.35 V to high-end desktop/server CPUs with multi-phase current sharing requirements. IC Role / Device Role / Timing Role: Multi-phase controller with automatic phase detection and current balancing-reduces component count vs. discrete controller + driver solutions. Use Value: Full differential current sensing per phase ensures <5% current imbalance across phases, improving thermal distribution and reliability at >300 W. |
| AI Accelerator Board Power | Industrial FPGA Core Supply |
Use Scenario: Powering ASIC/FPGA-based AI inference accelerators with strict voltage accuracy and fast transient recovery. IC Role / Device Role / Timing Role: High-current step-down controller with latched OVP/UVP and thermal shutdown-ensures fail-safe operation during compute-intensive workloads. Use Value: 1.700 V OCP threshold and 140%/50% OVP/UVP windows prevent damage during sudden load surges or rail collapse in edge AI systems. | Use Scenario: Providing tightly regulated core voltage to Xilinx/Intel FPGAs in industrial control systems with extended temperature operation. IC Role / Device Role / Timing Role: Robust 3-phase controller with -40 to 125 °C junction range and 150 °C thermal shutdown-meets industrial environmental requirements. Use Value: Exposed-pad VPQFN40 package with RthJA = 35 °C/W enables passive cooling in fanless enclosures, reducing system BOM cost and noise. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-phase buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6367IRZ | 6-phase capable; no integrated 5 V LDO; requires external VDD regulator; uses analog current mode control. | Targeted at server CPU VRMs requiring >300 A; lacks SMBus telemetry and pre-biased startup. | Select for higher phase count and legacy Intel VR12.5 compatibility; avoid if GPU VID timing or embedded LDO required. |
| TPS53679RSLR | 4-phase; integrated MOSFET drivers only (no LDO); supports D-CAP3 control; 0.3–1.52 V output range. | Optimized for notebook GPU/CPU hybrid rails; lower max output voltage; no TCS thermal monitoring pin. | Choose for compact mobile designs with D-CAP3 loop stability; not suitable for desktop GPU thermal warning integration. |
Compared with ISL6367IRZ and TPS53679RSLR, the L6788A uniquely combines 3-phase flexibility, embedded 5 V LDO, SMBus telemetry, and dual-threshold thermal monitoring-making it purpose-built for discrete GPU power delivery where space, thermal awareness, and VID agility are critical.
Availability
L6788A is available at Aetrix Electronics and suitable for graphics card GPU supply, high-performance CPU VRM, and AI accelerator board power requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for L6788A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, microcontrollers, and analog ICs for automotive, industrial, and computing markets.
The L6788A belongs to ST's VRM/VRD controller product line, engineered specifically for next-generation GPU voltage regulation with emphasis on multi-phase scalability, thermal safety, and digital interface readiness.
FAQ
What is the function of the RT/DROOP pin beyond frequency setting?
The RT/DROOP pin serves dual roles: its resistor value sets switching frequency (200–800 kHz), and its voltage level enables or disables droop compensation. When pulled to AGND, droop is active-introducing controlled output voltage reduction under load to improve current sharing. Floating disables droop, enabling fixed-voltage regulation.
How does the L6788A handle startup into a pre-biased output?
The L6788A implements LSLess (Lossless Soft-Start) startup, which detects pre-bias on VOUT via VSEN and suppresses high-side gate drive until output voltage rises above the target. This prevents reverse current flow through low-side FETs and avoids damaging inductor saturation or output capacitor stress during hot-insertion scenarios.
Can the 5VCC output power external components like SMBus transceivers?
Yes-the 5VCC pin delivers up to 25 mA at ±2.5% accuracy when VCC1_IC ≥ 8 V. It is explicitly intended to power SMBus pull-up resistors, level shifters, or small logic devices. A 470 nF–2.2 µF ceramic capacitor to PGND is mandatory for stability, and loading beyond 25 mA risks dropout or regulation loss.
What is the significance of the dual thresholds on the TCS pin?
The TCS pin compares against two internal thresholds: 1.500 V triggers VR_HOT/EN to float (thermal warning), allowing system firmware to throttle clocks; 2.500 V triggers immediate thermal shutdown. This staged response enables graceful degradation before catastrophic failure-critical for GPU thermal management where sustained 90+ °C operation is common but must be monitored proactively.
L6788A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Applications:
- Driver, Next Generation GPU
- Voltage - Input:
- 10.8V ~ 13.2V
- Number of Outputs:
- 3
- Voltage - Output:
- 0.56V ~ 1.35V
- Operating Temperature:
- 0°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-VFQFPN (6x6)
L6788A FAQ
1.How can I place an order for L6788A through Aetrix?
Please submit a Request for Quotation (RFQ) for L6788A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6788A reliable?
The price and inventory of L6788A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6788A is usually 5 days.
3.What payment methods are accepted for L6788A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6788A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6788A?
L6788A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6788A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6788A?
For technical support, including L6788A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6788A requirements.
6.How does Aetrix verify that L6788A is sourced from the original manufacturer or authorized distributors?
All L6788A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6788A meets industry standards.
7.What is the process for return or replacement of L6788A?
All L6788A units undergo pre-shipment inspection (PSI). If there is an issue with L6788A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6788A part is unused and in its original packaging.
Return procedure for L6788A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6788A Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

