STMicroelectronics L6910TR
- Part No.:
- L6910TR
- Manufacturer:
- STMicroelectronics
- Category:
- DC DC Switching Controllers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
L6910TR.pdf
- Description:
- IC REG CTRLR BUCK 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,432
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6910TR from STMicroelectronics is a voltage-mode PWM synchronous buck controller IC designed for high-performance DC-DC conversion from 5V–12V input buses. It delivers adjustable output down to 0.9V ±1.5%, supports 0–100% duty cycle, integrates 1.3A high-side and 1.1A low-side gate drivers, and features hiccup-mode overcurrent protection and power-good signaling - used in memory supply and add-on card power rails.
For engineers reviewing the L6910TR datasheet, L6910TR pinout, L6910TR application, or L6910TR equivalent, key selection criteria include its 200kHz–1MHz externally adjustable oscillator, internal 0.9V reference with ±1.5% tolerance, VCC operating range (5–12V), synchronous rectification support, and SO-16 package compatibility with industrial and computing power designs.
Technical Context
The L6910TR implements voltage-mode PWM control with a 10MHz gain-bandwidth error amplifier and 10V/µs slew rate, enabling fast load transient response without external compensation complexity. Its adaptive dead-time control prevents shoot-through in synchronous buck topologies by monitoring PHASE and LGATE voltages before enabling complementary switching.
Overvoltage protection activates when FB exceeds 120% of EAREF, forcing OSC >3V and turning on the low-side MOSFET as a crowbar; overcurrent detection uses RDS(on) sensing via OCSET with 200µA current source, eliminating discrete sense resistors. Soft-start is programmable via external capacitor on SS/INH with dual-stage 35µA/10µA charging.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VREF | 0.9V ±1.5% internal reference - enables precise output regulation without external reference; requires ≥1nF bypass capacitor. |
| fSW | 200kHz fixed or 50kHz–1MHz adjustable via RT resistor - sets converter size, efficiency, and EMI profile. |
| IHGATE | 1.3A peak high-side source current - drives N-channel MOSFET gates with fast turn-on for <3µH inductors. |
| ILGATE | 1.1A peak low-side source current - sustains synchronous rectification at up to 20A output with low RDS(on) FETs. |
| Duty Cycle | 0% to 100% - supports ultra-low-VOUT (e.g., 0.9V) and high-input-to-output ratios (e.g., 12V→0.9V). |
| OVP Threshold | 120% of EAREF - triggers crowbar action by forcing LGATE high while disabling HGATE during overvoltage events. |
| PGOOD Window | ±10% (88–112% of EAREF) - provides system-level power sequencing and fault reporting with 2% hysteresis. |
Pinout & Package
Package: SO-16 narrow body (JEDEC MS-012), RoHS-compliant, surface-mount, thermal resistance Rth j-amb = 120°C/W on 1-layer PCB.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VREF | Internal reference output | Provides stable 0.9V ±1.5% reference; must be decoupled with ≥1nF capacitor to prevent instability. |
| OSC | Oscillator frequency control | Accepts RT resistor to GND (↑fSW) or VCC (↓fSW); 1.23V fixed bias; sinking 50µA halts switching. |
| OCSET | Overcurrent threshold setting | 200µA current sink sets IOC via ROCSET>; monitors upper MOSFET RDS(on) voltage drop. |
| SS/INH | Soft-start timing / enable control | 10µA constant-current charge for soft-start; <0.4V disables device; also resets during UVLO. |
| COMP | Error amplifier output | Drives external compensation network (R/C) to stabilize voltage-mode loop with 70–85dB open-loop gain. |
| FB | Feedback input | Inverting input of error amp; senses output via resistor divider; determines PGOOD and OVP thresholds. |
| EAREF | Error amp non-inverting input | Accepts 0.9–3.0V external reference or shorted to VREF; <650mV shuts down regulator. |
| PGOOD | Open-drain status output | Pulled low if VOUT outside 88–112% of EAREF; requires external pull-up for system monitoring. |
| PHASE | High-side switch node return | Source connection for upper MOSFET; supplies bootstrap circuit and enables RDS(on)-based current sensing. |
| HGATE | High-side gate driver output | Drives N-MOS gate with 1.3A peak source/sink; bootstrapped from BOOT–PHASE rail. |
| BOOT | Bootstrap supply input | Connects via capacitor to PHASE and diode to VCC; generates floating supply for HGATE driver. |
| PGND | Power ground return | Low-impedance path for low-side MOSFET source; must be routed close to LGATE to minimize noise coupling. |
| LGATE | Low-side gate driver output | Directly driven from VCC; 1.1A source/1.3A sink capability; adaptive dead-time prevents cross-conduction. |
| VCC | Controller supply input | 5–12V operation only; VIN must not exceed VCC; internal UVLO turns on at 4.3V (typ), off at 4.1V (typ). |
| N.C. | No-connect terminal | Not internally bonded; may be left floating or tied to GND for mechanical stability. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification control | Integrated dual gate drivers with adaptive dead-time eliminate external logic and reduce conduction losses in buck stage. |
| RDS(on)-based current sensing | Removes need for lossy shunt resistor; OCSET pin sinks 200µA to set trip point using upper FET's on-resistance. |
| Hiccup-mode overcurrent recovery | Discharges SS capacitor at 10µA upon fault; restarts soft-start after removal of overload - no manual reset required. |
| Adjustable 0–100% duty cycle | Enables direct 12V→0.9V conversion without external biasing; supports wide input/output ratios in single-stage design. |
| Fast transient response architecture | 10MHz GBW and 10V/µs slew-rate error amplifier allow >100kHz closed-loop bandwidth for sub-10µs load step recovery. |
Applications
| Memory Power Supply | PCI Add-on Card Rail |
|---|---|
Use Scenario: Providing tightly regulated 1.2V/1.5V/1.8V to DDR SDRAM, SRAM, and flash memory on server motherboards. IC Role / Device Role / Timing Role: Primary synchronous buck controller managing dynamic load steps up to 10A with <1% output deviation. Use Value: Internal 0.9V reference ±1.5% tolerance and 100% duty cycle enable accurate low-VOUT generation without trimming. | Use Scenario: Generating 3.3V or 5V auxiliary rails for PCIe expansion cards with strict power sequencing requirements. IC Role / Device Role / Timing Role: Standalone DC-DC controller delivering PGOOD signal for BIOS handshaking and hot-plug coordination. Use Value: Programmable soft-start and hiccup-mode protection ensure reliable power-up under variable capacitive loads. |
| Distributed Low-Voltage DC-DC | Mag-Amp Replacement |
Use Scenario: Local point-of-load conversion on dense PCBs where space limits use of integrated DC-DC modules. IC Role / Device Role / Timing Role: Controller driving discrete MOSFETs to achieve >90% efficiency at 10–20A loads with minimal footprint. Use Value: SO-16 package and bootstrap gate drive simplify layout versus multi-chip solutions requiring isolated bias supplies. | Use Scenario: Replacing magnetic amplifiers in telecom half-brick converters to reduce size, weight, and component count. IC Role / Device Role / Timing Role: Voltage-mode PWM controller replacing analog mag-amp feedback with digital-traceable regulation. Use Value: 200kHz–1MHz frequency adjustability allows optimization for ferrite core losses and EMI filter size. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS40210DRCT | Current-mode control; 4.5–20V VCC range; no internal reference; requires external 0.6V ref. | Lacks integrated 0.9V reference and hiccup-mode OCP; better suited for wide-input industrial supplies. | Select when higher input voltage (>12V) or current-mode loop stability is prioritized over reference accuracy. |
| ISL6208CRZ | Voltage-mode like L6910TR; 5–24V VCC; 1.2V internal ref; no adjustable oscillator; SOIC-16 package. | Fixed 300kHz oscillator; lacks RT-based frequency tuning and PGOOD hysteresis configuration. | Choose for simpler designs needing fixed-frequency operation and lower BOM count, but sacrificing flexibility. |
Compared with TPS40210DRCT and ISL6208CRZ, the L6910TR uniquely combines ±1.5% internal 0.9V reference, 50kHz–1MHz oscillator adjustability, and RDS(on)-based overcurrent sensing - making it optimal for compact, precision low-voltage computing power rails where reference drift and layout area are critical.
Availability
L6910TR is available at Aetrix Electronics and suitable for memory power supply, PCI add-on card rail, and distributed low-voltage DC-DC applications requiring stable component supply, long-term lifecycle support, and SO-16 package compatibility.
Supply support for L6910TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, microcontrollers, and analog ICs for automotive, industrial, and computing markets.
The L6910TR belongs to ST's high-performance DC-DC controller product line, engineered specifically for synchronous buck conversion in space-constrained computing and communications equipment demanding precision regulation and robust fault handling.
FAQ
What is the minimum output voltage achievable with the L6910TR?
The L6910TR supports an adjustable output voltage down to 0.9V ±1.5% when using its internal reference (EAREF tied to VREF). With an external reference as low as 0.9V applied to EAREF, the same minimum output applies. Output voltages below 0.9V are not supported due to reference and error amplifier limitations.
Can the L6910TR drive both high-side and low-side N-channel MOSFETs simultaneously?
Yes - the L6910TR integrates independent high-side (HGATE) and low-side (LGATE) gate drivers optimized for synchronous N-MOS buck topologies. Adaptive dead-time control prevents shoot-through by delaying turn-on based on PHASE and LGATE voltage thresholds, ensuring safe commutation.
How does overvoltage protection operate in the L6910TR?
When FB voltage exceeds 120% of EAREF, the L6910TR forces OSC pin above 3V and immediately turns on LGATE while disabling HGATE. This creates a crowbar path through the low-side MOSFET to clamp output voltage - active until FB falls below the 112% release threshold.
Is an external bootstrap diode required for the L6910TR's high-side driver?
Yes - the BOOT pin requires an external diode (cathode to BOOT, anode to VCC) and a ceramic capacitor (typically 100nF) between BOOT and PHASE. This forms the floating supply for the high-side driver; omitting the diode risks insufficient gate drive and potential HGATE failure during startup.
L6910TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 5V ~ 12V
- Frequency - Switching:
- 200kHz
- Duty Cycle (Max):
- 100%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Frequency Control, Phase Control, Power Good, Soft Start
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
L6910TR FAQ
1.How can I place an order for L6910TR through Aetrix?
Please submit a Request for Quotation (RFQ) for L6910TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6910TR reliable?
The price and inventory of L6910TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6910TR is usually 5 days.
3.What payment methods are accepted for L6910TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6910TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6910TR?
L6910TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6910TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6910TR?
For technical support, including L6910TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6910TR requirements.
6.How does Aetrix verify that L6910TR is sourced from the original manufacturer or authorized distributors?
All L6910TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6910TR meets industry standards.
7.What is the process for return or replacement of L6910TR?
All L6910TR units undergo pre-shipment inspection (PSI). If there is an issue with L6910TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6910TR part is unused and in its original packaging.
Return procedure for L6910TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6910TR Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

