Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

STMicroelectronics L6932D1.8TR

Name: L6932D1.8TR
Brand: STMicroelectronics
SKU: L6932D1.8TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6932D1.8TR

Manufacturer:: STMicroelectronics

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: L6932D1.8TR.pdf

Description:: IC REG LINEAR 1.8V 2A 8SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,691

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6932D1.8TR from STMicroelectronics is a 2A ultra-low-dropout linear regulator with fixed 1.8V output, 2V–14V input range, 200mΩ max R_DS(on), and 1% voltage regulation accuracy. It integrates an internal 50mΩ N-channel MOSFET, supports power-good and enable functions, and delivers stable I/O supply for processors and chipsets in mobile PC and handheld instrument applications.

For engineers reviewing the L6932D1.8TR datasheet, L6932D1.8TR pinout, L6932D1.8TR application, or L6932D1.8TR equivalent, key selection criteria include dropout performance at 2A load, thermal behavior in SO-8 (4+4), PGOOD threshold tolerance (±10%), quiescent current stability across temperature, and compatibility with low-ESR ceramic output capacitors under transient load conditions.

Technical Context

The L6932D1.8TR employs a high-side N-channel MOSFET pass element with integrated charge pump to enable operation down to 2V input while maintaining full 2A output capability. Its error amplifier references a 1.25V internal bandgap and compares feedback against a precision 0.9×V_REF threshold for PGOOD assertion.

Line and load regulation are stabilized via internal compensation optimized for 10µF output capacitance; loop stability requires attention when using ultra-low-ESR MLCCs above 1.8V due to zero placement sensitivity-compensation via parallel capacitor on the ADJ divider is specified for adjustable versions but not required for this fixed 1.8V variant.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 1.8V ±1% (1.782–1.818V) at 0.1A–2A load ensures tight I/O rail compliance for DDR memory and core logic interfaces.
Input Voltage Range	2V to 14V enables direct use from Li-ion battery (2.7–4.2V), 3.3V/5V rails, or intermediate DC-DC outputs without pre-regulation.
Max Output Current	2A continuous output supports high-current processor I/O domains and chipset auxiliary supplies without external boost stages.
R_DS(on)	≤200mΩ guarantees ≤400mV dropout at 2A, minimizing power loss and thermal stress in compact portable designs.
Quiescent Current	200µA typical at any load preserves battery runtime during standby or light-load sleep modes in handheld instruments.
PGOOD Threshold	Asserts high when V_OUT ≥90% of nominal (≥1.62V); hysteresis of 10% prevents chatter during marginal line/load transients.
Thermal Shutdown	Activates at 150°C junction temperature with 20°C hysteresis, protecting PCB layout integrity during sustained overload or poor heatsinking.

Pinout & Package

Supplied in SO-8 (4+4) package - eight-pin surface-mount outline with four GND pins (pins 5–8) for low-inductance return path and thermal enhancement. Package dimensions conform to JEDEC MS-012AC (D = 4.8–5.0mm, E = 3.8–4.0mm, A2 = 1.10–1.65mm).

Pin/Terminal	Circuit Role	Design Meaning
1 (EN)	Enable control input	Active-high logic input; device enabled when pulled to VIN (≥0.65V threshold), disabled when grounded; draws ≤25µA shutdown current.
2 (IN)	Main power input	Connects to drain of internal N-MOSFET; requires ≥10µF input capacitor to suppress source impedance-induced instability.
3 (ADJ)	Reference node (NC for fixed version)	No-connect for L6932D1.8TR; internally tied to internal 0.9×V_REF divider; must be left unconnected or grounded per datasheet guidance.
4 (OUT)	Regulated output	Source of internal N-MOSFET; connects directly to load and 10µF output capacitor; shared with pin 3 in fixed-voltage variants per pinout diagram.
5–8 (GND)	Power ground	Four dedicated ground terminals reduce thermal resistance (R_thJA = 62°C/W on demo board) and improve PSRR by lowering ground loop inductance.
- (PGOOD)	Open-drain status output	Pin 3 is unused; PGOOD function is implemented on pin 4 in fixed versions per Figure 6 schematic and pin assignment table.

Key Features

Feature	Design Value
Ultra-low dropout architecture	Enables 2A operation with only 400mV headroom at full load, supporting 1.8V output from single-cell Li-ion or 2.5V intermediate rails.
Integrated PGOOD monitoring	Open-drain output asserts high only when regulated output stays within ±10% window, enabling safe sequencing with microcontrollers and FPGAs.
Thermal protection with hysteresis	Shuts down at 150°C and resumes only after cooling to 130°C, preventing thermal runaway during short-term overloads or airflow interruption.
Low-noise, high-PSRR regulation	75dB ripple rejection at 120Hz allows clean 1.8V supply directly from noisy switcher outputs without additional LC filtering.
Enable-controlled power gating	EN pin draws <25µA in shutdown, permitting precise system-level power domain control without external MOSFETs or level shifters.

Applications

Mobile PC Core Logic Supply

Handheld Instrument I/O Rail

Use Scenario: Powers FPGA configuration I/O banks and USB PHY interface circuitry in clamshell-form factor notebooks with constrained thermal envelope.

IC Role / Device Role / Timing Role: Fixed 1.8V LDO delivering 2A peak current with <15mV load regulation ensures signal integrity across 24-bit parallel buses and high-speed serial links.

Use Value: 200µA quiescent current extends battery life during suspend-to-RAM states; SO-8 (4+4) footprint simplifies layout near BGA packages.

Use Scenario: Supplies ADC reference buffers and sensor interface ASICs in battery-powered multimeters and oscilloscope probes.

IC Role / Device Role / Timing Role: Low-noise 1.8V source with 75dB PSRR rejects switching noise from adjacent DC-DC converters, preserving 16-bit measurement accuracy.

Use Value: Thermal shutdown with 20°C hysteresis prevents calibration drift during extended bench use; EN pin enables automatic power-down between measurements.

PCMCIA Card Power Management

Processor Memory Interface Supply

Use Scenario: Provides hot-plug compatible 1.8V VCC for Type II PCMCIA cards operating from 3.3V host bus with dynamic insertion detection.

IC Role / Device Role / Timing Role: Enables fast turn-on (<100µs) and controlled soft-start via EN pin; current limit set to 2.5A protects card edge connector during plug-in surge.

Use Value: 2V minimum input allows direct connection to 3.3V rail with margin for voltage drop across card cage traces; SO-8 (4+4) meets IPC-7351 density requirements.

Use Scenario: Supplies DDR2/DDR3 memory termination voltage (VTT) and command/address buffers in embedded controllers with dual-rail memory subsystems.

IC Role / Device Role / Timing Role: Delivers tightly regulated 1.8V with ±1% accuracy and <5mV line regulation to meet JEDEC VTT tolerance specs under varying CPU load.

Use Value: Four GND pins minimize ground bounce during simultaneous DQ strobe transitions; PGOOD signal validates rail readiness before memory initialization sequence.

Equivalent & Alternatives

The following parts are listed as comparable options for similar fixed-output LDO regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TSM1083-1.8	2A rated, 1.8V fixed, 300mΩ R_DS(on), no PGOOD, higher I_q (500µA typ)	Lacks power-good signaling; unsuitable where rail sequencing or fault reporting is required	Select when cost sensitivity outweighs need for status monitoring and lowest possible dropout.
MCP1826-1802E/DB	2A rated, 1.8V fixed, 150mΩ R_DS(on), includes PGOOD, but only 2.7–6V input range	Cannot operate from 2V input or 12V intermediate rails; limited to low-voltage systems	Prefer when input is strictly 3.3V/5V and lower dropout (≤300mV @ 2A) is critical.

Compared with TSM1083-1.8 and MCP1826-1802E/DB, the L6932D1.8TR uniquely combines wide 2V–14V input support, integrated PGOOD, and sub-400mV dropout at 2A-making it optimal for multi-rail portable platforms requiring flexible sourcing and robust power sequencing.

Availability

L6932D1.8TR is available at Aetrix Electronics and suitable for mobile PC motherboard design, handheld instrument power management, and PCMCIA card interface applications requiring stable component supply across long production lifecycles.

Supply support for L6932D1.8TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for automotive, industrial, and consumer markets.

The L6932 series belongs to ST's high-performance linear regulator product line, engineered specifically for low-noise, high-current I/O and memory supply applications in space-constrained portable electronics where thermal efficiency and rail accuracy are critical.

FAQ

What is the maximum allowable input voltage for L6932D1.8TR?

The absolute maximum input voltage is 14.5V on the IN pin, but the recommended operating range is 2V to 14V per datasheet specifications. Exceeding 14.5V risks permanent damage to the internal N-MOSFET and charge pump circuitry. For reliable 2A operation, VIN should remain ≥2.2V to ensure sufficient headroom for dropout and thermal margin.

Does L6932D1.8TR require an external resistor divider for output setting?

No. The L6932D1.8TR is a fixed-output variant with internal feedback network configured for 1.8V; the ADJ pin is not connected internally and must be left floating or grounded per ST's application note AN2472. Only the adjustable L6932D1.2 version uses an external resistor divider.

How does the PGOOD function behave during startup and fault conditions?

PGOOD remains low until V_OUT reaches ≥90% of 1.8V (≥1.62V) and stays high as long as output remains within that window. During short-circuit or thermal shutdown, PGOOD is actively pulled low. The open-drain output requires an external pull-up resistor (typically 10kΩ to 3.3V) to interface with logic inputs.

Can L6932D1.8TR drive a 10µF ceramic output capacitor without oscillation?

Yes-unlike the adjustable version, the fixed 1.8V L6932D1.8TR is internally compensated for stability with 10µF ceramic capacitors. ST's evaluation board uses 10µF TOKIN Y5U ceramics (C34Y5U1E106Z) without added series resistance or parallel compensation, confirming robust phase margin under full 2A load step conditions.

L6932D1.8TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 14V

Voltage - Output (Min/Fixed):: 1.8V

Voltage - Output (Max):: -

Voltage Dropout (Max):: -

Current - Output:: 2A

Current - Quiescent (Iq):: 400 µA

Current - Supply (Max):: -

PSRR:: 75dB (120Hz)

Control Features:: Enable, Power Good

Protection Features:: Over Temperature, Short Circuit

Operating Temperature:: -25°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

L6932D1.8TR FAQ

1.How can I place an order for L6932D1.8TR through Aetrix?

Please submit a Request for Quotation (RFQ) for L6932D1.8TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6932D1.8TR reliable?

The price and inventory of L6932D1.8TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6932D1.8TR is usually 5 days.

3.What payment methods are accepted for L6932D1.8TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6932D1.8TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6932D1.8TR?

L6932D1.8TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6932D1.8TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6932D1.8TR?

For technical support, including L6932D1.8TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6932D1.8TR requirements.

6.How does Aetrix verify that L6932D1.8TR is sourced from the original manufacturer or authorized distributors?

All L6932D1.8TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6932D1.8TR meets industry standards.

7.What is the process for return or replacement of L6932D1.8TR?

All L6932D1.8TR units undergo pre-shipment inspection (PSI). If there is an issue with L6932D1.8TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6932D1.8TR part is unused and in its original packaging.

Return procedure for L6932D1.8TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…