STMicroelectronics L6932D2.5
- Part No.:
- L6932D2.5
- Manufacturer:
- STMicroelectronics
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
L6932D2.5.pdf
- Description:
- IC REG LINEAR 2.5V 2A 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,166
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6932D2.5 from STMicroelectronics is a 2A ultra-low-dropout linear regulator with fixed 2.5V output, 2V–14V input range, 200mΩ typical RDS(on), 1% output voltage accuracy, and SO-8 (4+4) package. It delivers stable 2.5V supply to chipset I/O and RAM in mobile PCs and handheld instruments under high-current transient loads.
For engineers reviewing the L6932D2.5 datasheet, L6932D2.5 pinout, L6932D2.5 application, or L6932D2.5 equivalent, this page provides verified electrical specs, thermal behavior at 2A, EN/PGOOD interface logic, dropout performance down to 150mV at full load, and SO-8 terminal mapping for PCB layout validation.
Technical Context
The L6932D2.5 integrates an internal 50mΩ N-channel MOSFET and precision error amplifier with 1.25V reference, enabling 2A continuous output with <15mV load regulation (0.1–2A) and <5mV line regulation across 3.3V±10% and 5V±10% inputs. Its open-drain PGOOD pin asserts low when VOUT drops below 90% of nominal 2.5V.
Current limiting is fixed at 2.5A ±8%, sensed directly across the power MOSFET, and thermal shutdown activates at 150°C with 20°C hysteresis. Quiescent current remains stable at 200µA across load and temperature, supporting battery-powered operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.5V ±1% (2.475–2.525V), ensuring stable core voltage for DDR SDRAM interfaces. |
| Max Output Current | 2A continuous, supported by low RDS(on) (200mΩ max) and thermal design with 62°C/W RθJA. |
| Input Voltage Range | 2V to 14V - compatible with single-cell Li-ion (3.0–4.2V), 3.3V/5V rails, and intermediate DC-DC outputs. |
| Dropout Voltage | 150mV at 2A (typical), enabling 2.5V output from 2.65V input - critical for low-voltage portable systems. |
| Quiescent Current | 200µA at any load - minimizes standby power loss in always-on subsystems like PCMCIA card logic. |
| Protection Features | Short-circuit current limit (2.5A ±8%), thermal shutdown (150°C trip, 130°C release), and PGOOD monitoring. |
| Regulation Accuracy | ±1% over temperature (−25°C to +125°C) and line/load - meets tight tolerance requirements for processor I/O rails. |
Pinout & Package
Package: SO-8 (4+4), surface-mount, 1.27mm pitch, 5.0mm × 4.0mm body, 1.75mm max height per JEDEC MS-012.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (EN) | Enable input | Active-high logic: ≥0.65V enables regulator; ≤0.5V disables output and reduces Iq to 25µA. |
| 2 (IN) | Input supply | Connects to drain of internal N-MOSFET; requires ≥10µF input capacitor for stability and transient response. |
| 3 (ADJ) | Adjust reference (NC for fixed version) | No-connect on L6932D2.5; internally tied to 1.25V reference - unused in fixed-output configuration. |
| 4 (OUT) | Regulated output | Source of internal N-MOSFET; connects to 10µF output capacitor and load - primary power delivery node. |
| 5–8 (GND) | Ground return | Four dedicated GND pins minimize ground impedance and improve PSRR; must be connected to common low-impedance plane. |
| - (PGOOD) | Power-good indicator | Pin 3 is ADJ; PGOOD is not present on L6932D2.5 - only available on adjustable L6932D1.2 variant (pin 3 = PGOOD). |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 150mV at 2A enables 2.5V output from 2.65V input - extends battery runtime in 3.0V nominal systems. |
| High-accuracy regulation | ±1% output tolerance over −25°C to +125°C ensures reliable operation in industrial and mobile environments. |
| Low quiescent current | 200µA independent of load - preserves battery life during sleep modes without sacrificing startup speed. |
| Integrated protection | Current limit (2.5A), thermal shutdown (150°C), and EN-controlled disable reduce external component count. |
| SO-8 (4+4) thermal design | Four GND pins and exposed pad-compatible footprint improve heat spreading - validated at 62°C/W on 4 cm² copper. |
Applications
| Mobile PC Chipset I/O Supply | Handheld Instrument Core Logic |
|---|---|
|
Use Scenario: Powers 2.5V I/O banks of Intel 915GM/945GM chipsets in ultraportable notebooks with dynamic load steps up to 2A. IC Role / Device Role / Timing Role: Primary low-noise, low-dropout voltage source delivering regulated 2.5V to memory controllers and PCIe PHYs. Use Value: Maintains <15mV load regulation during 0.1–2A transients, preventing timing violations in high-speed I/O interfaces. |
Use Scenario: Supplies 2.5V to microcontroller peripherals (ADC, UART, SPI) and sensor signal chains in battery-operated test meters. IC Role / Device Role / Timing Role: Stable analog/digital rail generator with low PSRR degradation above 10kHz due to internal charge pump. Use Value: 200µA quiescent current extends 10-year battery life in always-on measurement mode without compromising wake-up latency. |
| PCMCIA Card Memory Interface | RAM Supply for Embedded Processors |
|
Use Scenario: Provides 2.5V to JEDEC-compliant SRAM and Flash in Type II PCMCIA cards operating from 3.3V host bus. IC Role / Device Role / Timing Role: Local point-of-load regulator decoupling card-level noise and enabling hot-plug compatibility. Use Value: 60dB ripple rejection at 120Hz suppresses host bus switching noise, preserving data integrity during burst reads/writes. |
Use Scenario: Delivers 2.5V to LPDDR2 SDRAM in ARM Cortex-A8-based industrial HMIs with ambient temperatures up to 85°C. IC Role / Device Role / Timing Role: Thermally robust power stage with 150°C shutdown and 20°C hysteresis for unattended operation. Use Value: SO-8 (4+4) package with four GND pins reduces ground bounce during 100MHz DDR clock edges, minimizing bit errors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fixed-output LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSM1085CP | 2.5V fixed, 1.5A max, 300mΩ RDS(on), no PGOOD or EN; SO-8 (3+5) package. | Lacks enable control and thermal shutdown - unsuitable for battery-aware or safety-critical designs. | Select only if system uses external enable logic and thermal monitoring, and 1.5A peak current suffices. |
| MCP1826T-2502E/DB | 2.5V fixed, 2A, 250mΩ RDS(on), 1.5% accuracy, EN and PGOOD, SOT-223 package. | SOT-223 limits thermal performance (RθJA ≈ 90°C/W) - derates to ~1.3A continuous at 60°C ambient. | Prefer for space-constrained layouts where SO-8 footprint is unavailable, but verify thermal margin at full 2A load. |
Compared with TSM1085CP and MCP1826T-2502E/DB, the L6932D2.5 uniquely combines 2A capability, 200mΩ RDS(on), SO-8 (4+4) thermal efficiency, and integrated EN/thermal protection - making it optimal for thermally demanding, battery-sensitive 2.5V rail applications.
Availability
L6932D2.5 is available at Aetrix Electronics and suitable for mobile PC chipset I/O, handheld instrument core logic, and PCMCIA card memory interfaces requiring stable component supply, long-lifecycle support, and traceable sourcing.
Supply support for L6932D2.5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for automotive, industrial, and consumer markets.
The L6932 series belongs to ST's high-performance linear regulator product line, engineered specifically for low-noise, high-current point-of-load regulation in portable and space-constrained computing platforms.
FAQ
What is the minimum input voltage required for 2.5V output at 2A?
The L6932D2.5 achieves 2.5V output at 2A with a typical dropout voltage of 150mV, meaning Vin must be ≥2.65V. At 2.5V input, output collapses below regulation; operation below 2V input is prohibited per absolute maximum ratings.
Does L6932D2.5 include Power Good (PGOOD) functionality?
No. PGOOD is only implemented on the adjustable L6932D1.2 variant (pin 3). The L6932D2.5 has pin 3 designated as ADJ (no-connect), and lacks open-drain PGOOD output - system-level monitoring requires external circuitry.
Can L6932D2.5 replace L6932D1.8 in the same PCB layout?
No. Although both use SO-8 (4+4), pin functions differ: L6932D1.8 uses pin 3 as OUT (dual-output configuration), while L6932D2.5 uses pin 3 as NC. Direct substitution causes incorrect biasing and potential damage - board redesign is required.
What is the recommended input capacitor value for stable 2A operation?
ST recommends ≥10µF ceramic or tantalum at the IN pin. For high-transient applications (e.g., CPU burst loads), 47µF is preferred. ESR should be <100mΩ; X5R/X7R ceramics with 1206 or larger case size meet this requirement while minimizing board area.
L6932D2.5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 14V
- Voltage - Output (Min/Fixed):
- 2.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- 2A
- Current - Quiescent (Iq):
- 400 µA
- Current - Supply (Max):
- -
- PSRR:
- 75dB (120Hz)
- Control Features:
- Enable, Power Good
- Protection Features:
- Over Temperature, Short Circuit
- Operating Temperature:
- -25°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
L6932D2.5 FAQ
1.How can I place an order for L6932D2.5 through Aetrix?
Please submit a Request for Quotation (RFQ) for L6932D2.5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6932D2.5 reliable?
The price and inventory of L6932D2.5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6932D2.5 is usually 5 days.
3.What payment methods are accepted for L6932D2.5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6932D2.5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6932D2.5?
L6932D2.5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6932D2.5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6932D2.5?
For technical support, including L6932D2.5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6932D2.5 requirements.
6.How does Aetrix verify that L6932D2.5 is sourced from the original manufacturer or authorized distributors?
All L6932D2.5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6932D2.5 meets industry standards.
7.What is the process for return or replacement of L6932D2.5?
All L6932D2.5 units undergo pre-shipment inspection (PSI). If there is an issue with L6932D2.5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6932D2.5 part is unused and in its original packaging.
Return procedure for L6932D2.5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6932D2.5 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

