STMicroelectronics L6983IQTR
- Part No.:
- L6983IQTR
- Manufacturer:
- STMicroelectronics
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
L6983IQTR.pdf
- Description:
- IC REG BUCK ADJ 3A 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,546
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6983IQTR from STMicroelectronics is a synchronous isolated buck (iso-buck) DC-DC converter IC designed for primary-side regulation in transformer-coupled isolated power supplies. It operates from 3.5 V to 38 V input, delivers up to 4.5 A peak primary current, supports 200 kHz–1 MHz programmable switching frequency, and eliminates optocoupler need via precise primary-side voltage feedback. It targets gate drive supplies for IGBTs/SiC MOSFETs in EV on-board chargers and traction inverters.
For engineers reviewing the L6983IQTR datasheet, L6983IQTR pinout, L6983IQTR application, or L6983IQTR equivalent, key selection criteria include its forced PWM peak current mode control, 390 ns current-sense blanking time for transformer leakage immunity, QFN16 (3×3 mm) thermal performance (Rth_JA = 42 °C/W), and integrated soft-start with tracked secondary output ramp-up.
Technical Context
The L6983IQTR implements a peak current mode controller with fixed-frequency forced PWM operation, enabling bidirectional energy transfer during both high-side and low-side conduction - critical for synchronized soft-start of isolated outputs. Its internal transconductance error amplifier features an integrated compensation network and references a stable 0.85 V FB threshold across –40 °C to +125 °C.
It includes pulse-by-pulse high-side/low-side current sensing for constant-current protection, 390 ns blanking time to suppress transformer leakage-induced oscillations, and dual-threshold EN/CLKIN pin supporting both enable/disable control and external clock synchronization from 200 kHz to 1 MHz. The device also integrates spread spectrum dithering (±5% Δf) for EMC improvement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.5 V to 38 V - supports wide automotive and industrial DC bus inputs including 12 V, 24 V, and 48 V systems. |
| Peak Primary Current | 4.5 A source/sink - enables robust energy transfer to secondary side even during soft-start, ensuring tracked isolated output ramp-up. |
| Switching Frequency | 200 kHz to 1 MHz (programmable via FSW resistor) - balances efficiency, size, and EMI; optional ±5% spread spectrum reduces peak emissions. |
| FB Reference Voltage | 0.85 V (±0.5%) - high-accuracy primary-side regulation eliminates optocoupler while maintaining tight output tolerance. |
| Current Sense Blanking | 390 ns - filters ringing from transformer leakage inductance, preventing false overcurrent trips and improving system robustness. |
| Shutdown Current | 2 µA - ultra-low quiescent draw in disable state, essential for always-on subsystems in HEV/EV applications. |
| Thermal Shutdown | 165 °C with 30 °C hysteresis - protects against thermal runaway in compact, high-power-density isolated gate driver supplies. |
Pinout & Package
Supplied in a thermally enhanced QFN16 (3 mm × 3 mm, 0.5 mm pitch) package with exposed pad connected to AGND/PGND for low thermal resistance (Rth_JA = 42 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN / VINLDO | Main and LDO input supply | Dual-input architecture allows RC-filtered VINLDO to reduce noise sensitivity on internal LDO; both pins accept up to 42 V absolute max. |
| EN/CLKIN | Enable input / sync clock input | Two-threshold digital enable (0.5 V wake-up, 1.2 V start); also accepts external 200–1000 kHz clock for system-wide timing synchronization. |
| PGOOD | Open-drain power-good indicator | Asserts low when FB voltage drops below 87% of 0.85 V reference; provides reliable sequencing signal for downstream logic or gate drivers. |
| FB | Feedback voltage sense | Connects to resistive divider on primary output; internal 0.85 V reference enables accurate regulation without secondary-side sensing components. |
| BOOT | High-side gate driver bootstrap | Requires 100 nF capacitor to SW; refreshes gate charge during low-side conduction to sustain high-side NMOS drive in continuous conduction mode. |
| SW (pins 14 & 15) | Power switch node | Parallel SW pins reduce layout inductance and improve current sharing; connects directly to transformer primary winding and external bootstrap capacitor. |
| AGND / PGND | Analog & power ground | Separate AGND (pins 3, 10) and PGND (pins 13, 16) minimize noise coupling; exposed pad must connect to both for optimal thermal and EMI performance. |
Key Features
| Feature | Design Value |
|---|---|
| Isolated Buck Topology Support | Primary-side regulation with no optocoupler - simplifies BOM, improves reliability, and enables precise tracking between primary and isolated secondary outputs. |
| Tracked Soft-Start | Internal 1.3 ms soft-start ramps primary output while enabling reverse current flow to simultaneously ramp secondary output - prevents gate driver latch-up during power-up. |
| Transformer Leakage Immunity | 390 ns current-sense blanking + slope compensation - suppresses false triggering from transformer parasitics, enabling stable operation with standard off-the-shelf magnetics. |
| Integrated Power Elements | Monolithic high-side (0.13 Ω RDS(on)) and low-side (0.085 Ω RDS(on)) NMOS switches - eliminate external MOSFETs and drivers, reducing solution size and component count. |
| VBIAS Switch-Over Mode | Connect VBIAS to regulated output to power analog circuitry from secondary rail - cuts quiescent current by >50% at light load, boosting full-load efficiency by up to 5%. |
Applications
| IGBT Gate Drive Supply | OBC Auxiliary Rail |
|---|---|
|
Use Scenario: Isolated 15 V/–5 V dual-rail supply for SiC/IGBT half-bridge gate drivers in EV traction inverters. IC Role / Device Role / Timing Role: Primary-side iso-buck controller regulating main gate drive rail while synchronizing secondary-side bias generation via transformer turns ratio. Use Value: Eliminates optocoupler-based feedback, reduces propagation delay skew, and ensures matched soft-start timing between high- and low-side drivers. |
Use Scenario: 12 V isolated auxiliary supply powering MCU, CAN transceivers, and contactor control in on-board chargers. IC Role / Device Role / Timing Role: Regulates primary output while deriving isolated 12 V rail via transformer; PGOOD enables safe system boot sequencing. Use Value: Meets ASIL-B functional safety requirements through integrated OVP, thermal shutdown, and cycle-by-cycle current limiting. |
| Traction Inverter Bias Supply | Industrial Isolated Sensor Interface |
|
Use Scenario: 5 V/3.3 V isolated bias for isolated current/voltage sensors and gate driver ICs in 400 V–800 V battery systems. IC Role / Device Role / Timing Role: Provides stable, low-noise primary-regulated output; spread spectrum reduces conducted EMI into sensitive analog sensor paths. Use Value: Achieves < 10 mVpp output ripple at 1 MHz switching, meeting stringent noise budgets for precision shunt-based current measurement. |
Use Scenario: Compact 3.3 V isolated rail for RS-485 transceivers and isolated ADCs in motor drives and PLC modules. IC Role / Device Role / Timing Role: Delivers regulated isolated output using minimal external components; QFN16 footprint fits tight PCB spaces near isolation barriers. Use Value: Reduces total solution area by >40% vs. discrete flyback + LDO approach, while maintaining 87% peak efficiency at 500 mA load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28911DR | PSR flyback controller with 700 V integrated MOSFET; no synchronous rectification or primary-side current sensing. | Targets lower-power (< 5 W), cost-sensitive isolated supplies; lacks iso-buck topology support and tracked soft-start. | Choose UCC28911DR only if input > 40 V is required and transformer leakage immunity is not critical. |
| MAX256ASA+ | Transformer driver IC (no regulation); requires external error amplifier, optocoupler, and secondary-side feedback. | Used in legacy isolated supplies where primary regulation is handled externally; no integrated PWM controller or protection features. | Choose MAX256ASA+ only for designs requiring galvanic isolation without voltage regulation - e.g., isolated gate drive with separate feedback loop. |
Compared with UCC28911DR and MAX256ASA+, the L6983IQTR uniquely integrates synchronous iso-buck control, primary-side regulation, and transformer leakage resilience - making it the only solution that delivers regulated isolated output without optocouplers while supporting high-current gate drive sequencing.
Availability
L6983IQTR is available at Aetrix Electronics and suitable for electric vehicle on-board chargers, traction inverter gate drive supplies, and industrial isolated sensor interfaces requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for L6983IQTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, automotive ICs, and industrial control solutions with over 45 years of analog/mixed-signal design heritage.
The L6983I belongs to ST's high-voltage isolated DC-DC controller product line, engineered specifically for next-generation EV/HEV power systems requiring compact, reliable, and optocoupler-free isolated bias rails.
FAQ
What is the purpose of the VINLDO pin on the L6983IQTR?
The VINLDO pin supplies the internal LDO regulator that powers analog circuitry. It must be connected to VIN through an RC filter (e.g., 0.1 kΩ + 1 µF) to attenuate high-frequency noise from the main input rail. This separation improves regulation accuracy and reduces susceptibility to input ripple, especially critical in noisy automotive environments.
Can the L6983IQTR operate without an external bootstrap capacitor?
No. The BOOT pin requires a 100 nF ceramic capacitor connected to the SW node to provide gate drive voltage for the high-side NMOS. Omitting this capacitor prevents proper high-side switching, causing immediate failure of the power stage and potential damage due to shoot-through or uncontrolled duty cycle.
How does the L6983IQTR achieve optocoupler-less regulation?
It uses a precision 0.85 V internal reference and peak current mode control to regulate the primary-side output voltage directly. The secondary output voltage is derived solely from the transformer turns ratio and remains tightly coupled to the primary output - eliminating need for secondary-side feedback or optocouplers while maintaining ±1.5% overall output accuracy.
What is the minimum recommended output capacitance for stable operation?
The datasheet specifies stability with ≥2 µF low-ESR ceramic output capacitance. For production designs, ST recommends three 22 µF X7R ceramics (total 66 µF) to ensure sufficient hold-up time, reduce ripple under dynamic load steps, and maintain phase margin across temperature and aging - especially critical in OBC auxiliary rail applications.
L6983IQTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive, Isolation Capable
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.5V
- Voltage - Input (Max):
- 38V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- 38V
- Current - Output:
- 3A (Switch)
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
L6983IQTR FAQ
1.How can I place an order for L6983IQTR through Aetrix?
Please submit a Request for Quotation (RFQ) for L6983IQTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6983IQTR reliable?
The price and inventory of L6983IQTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6983IQTR is usually 5 days.
3.What payment methods are accepted for L6983IQTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6983IQTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6983IQTR?
L6983IQTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6983IQTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6983IQTR?
For technical support, including L6983IQTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6983IQTR requirements.
6.How does Aetrix verify that L6983IQTR is sourced from the original manufacturer or authorized distributors?
All L6983IQTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6983IQTR meets industry standards.
7.What is the process for return or replacement of L6983IQTR?
All L6983IQTR units undergo pre-shipment inspection (PSI). If there is an issue with L6983IQTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6983IQTR part is unused and in its original packaging.
Return procedure for L6983IQTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6983IQTR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

