STMicroelectronics L6985F
- Part No.:
- L6985F
- Manufacturer:
- STMicroelectronics
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
L6985F.pdf
- Description:
- IC REG BUCK ADJ 500MA 16HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,292
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6985F from STMicroelectronics is a 38 V, 500 mA synchronous step-down switching regulator with peak-current-mode control, 30 µA quiescent current in low-consumption mode (LCM), adjustable output voltage (0.85 V to VIN), and dual operating modes (LCM/LNM) for light-load efficiency or constant-frequency low-noise operation. It integrates P-channel high-side and N-channel low-side MOSFETs (RDS(on) = 360 mΩ / 150 mΩ), embedded voltage supervisor with open-drain RST, and synchronization capability - deployed in industrial PLCs and decentralized sensor nodes powered from 12 V/24 V buses.
For engineers reviewing the L6985F datasheet, L6985F pinout, L6985F application, or L6985F equivalent, key selection criteria include its 4–38 V input range, 250 kHz–2 MHz adjustable fSW, 8 µA shutdown current, thermal shutdown at 165 °C, and HTSSOP16 package with exposed pad for thermal management.
Technical Context
The L6985F employs peak-current-mode architecture with pulse-by-pulse high-side/low-side current sensing for overcurrent protection and foldback under short-circuit. Its switchover feature dynamically shifts internal bias supply from VIN to VBIAS (3–5.5 V) to reduce effective IQ at light load.
Two configurable operating modes are implemented via MLF pinstrapping: Low Noise Mode (LNM) enforces fixed-frequency PWM across full load range for EMI-sensitive applications; Low Consumption Mode (LCM) enables frequency skipping to maintain >85% efficiency at 1 mA output while controlling ripple.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 0.5 A DC - supports compact power rails for microcontrollers and FPGAs without external boost. |
| Input voltage range | 4 V to 38 V - directly interfaces 12 V/24 V industrial buses and automotive subsystems. |
| Quiescent current (LCM) | 30 µA at light load (VOUT = 3.3 V) - extends battery life in always-on sensor nodes. |
| Switching frequency | 250 kHz to 2 MHz (pin-selectable) - enables optimization of size (high fSW) vs. efficiency (low fSW). |
| RDS(on) HS / LS | 360 mΩ / 150 mΩ - reduces conduction loss and thermal stress at 500 mA continuous load. |
| Output voltage range | 0.85 V to VIN - supports core voltages for modern MCUs and configurable analog supplies. |
| Thermal shutdown | 165 °C with 30 °C hysteresis - prevents latch-up during transient overload or poor PCB heatsinking. |
Pinout & Package
Package: HTSSOP16 (exposed pad), RthJA = 40 °C/W, requires SGND/PGND connection to exposed pad per STMicroelectronics layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST | Open-collector reset output | Asserts low when VOUT falls below programmable threshold; supports power-good signaling and sequencing. |
| VCC | Analog supply rail | Powers internal reference and error amplifier; requires ≥470 nF ceramic decoupling. |
| SS/INH | Soft-start/inhibit control | Charged by internal 4 µA current source for controlled ramp; pulled low to disable regulator. |
| SYNCH/ISKP | Sync input / skip level select | In LNM: accepts external clock; in LCM: sets current threshold for skip mode entry. |
| FSW | Frequency selection | Resistor-divider to VCC/GND sets fSW before soft-start; avoids runtime reconfiguration. |
| MLF | Mode and RST threshold select | Configures LNM/LCM and selects RST trip point (80–96% of VOUT) via resistor strapping. |
| COMP | Error amplifier output | Connects external compensation network (type II/III) to stabilize loop response. |
| DELAY | RST delay timing | External capacitor sets delay (≈1 µA × C) before RST release after VOUT recovery. |
| FB | Feedback node | Inverting input of transconductance error amplifier; senses VOUT via resistive divider. |
| SGND | Signal ground | Reference for analog blocks; must be star-connected to minimize noise coupling. |
| PGND | Power ground | High-current return path for LX switches; isolated from SGND except at single-point pad tie. |
| LX | Switching node (x2) | Drives external inductor; dual pins reduce trace inductance and EMI radiation. |
| VIN | Main input supply | Accepts 4–38 V; requires bulk and high-frequency input capacitors per layout guide. |
| VBIAS | Bias supply switchover | Optional 3–5.5 V external source to reduce IQ drawn from VIN during light load. |
Key Features
| Feature | Design Value |
|---|---|
| Peak-current-mode control | Enables fast transient response and inherent cycle-by-cycle overcurrent protection without slope compensation. |
| Embedded voltage supervisor | Generates open-drain RST signal with user-adjustable threshold and delay for FPGA/microcontroller reset sequencing. |
| Synchronous rectification | Eliminates external Schottky diode, reducing conduction loss and improving efficiency above 100 mA load. |
| Adjustable soft-start time | Programmed via external capacitor on SS/INH pin; prevents inrush current and stabilizes startup into precharged outputs. |
| Overvoltage protection (OVP) | Triggers active discharge of output capacitor if VOUT exceeds 1.15×VREF, protecting downstream loads. |
Applications
| Industrial PLC Power Rails | Decentralized Sensor Nodes |
|---|---|
Use Scenario: Powering I/O modules and communication interfaces in programmable logic controllers operating from 24 V DC bus. IC Role / Device Role / Timing Role: Primary buck converter delivering stable 3.3 V or 5 V to microcontrollers, CAN transceivers, and analog front-ends. Use Value: Wide 4–38 V input accommodates bus fluctuations; LCM mode maintains >90% efficiency at standby current (1–5 mA). | Use Scenario: Compact power supply for battery-backed or energy-harvested field sensors with RS-485 or wireless connectivity. IC Role / Device Role / Timing Role: Efficient step-down regulator enabling long-term operation with ultra-low quiescent current (30 µA). Use Value: 8 µA shutdown current and switchover to VBIAS minimize system-level leakage, extending operational lifetime. |
| Low-Noise Industrial Imaging | FPGA Core Voltage Supply |
Use Scenario: Powering CMOS image sensors and ADCs in machine vision systems where switching noise degrades SNR. IC Role / Device Role / Timing Role: Fixed-frequency LNM-mode buck regulator synchronized to system clock to avoid beat frequencies. Use Value: Constant 2 MHz operation suppresses broadband noise; RDS(on) values limit thermal drift in precision analog signal chains. | Use Scenario: Delivering tightly regulated 1.2 V core voltage to Xilinx Spartan or Intel Cyclone FPGAs in industrial control boards. IC Role / Device Role / Timing Role: High-efficiency synchronous buck with output voltage sequencing and RST supervision for safe configuration. Use Value: Adjustable soft-start and RST delay ensure proper FPGA power-up sequence; 0.85 V minimum VOUT supports future low-voltage cores. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMR36506R | 65 V max input, 600 mA output, 26 µA IQ, no RST supervisor or sync input | Lacks integrated reset supervision and synchronization - requires external circuitry for sequencing or EMI control | Preferred for higher-input-voltage (>38 V) or lower-IQ designs where supervisor functionality is handled externally. |
| TPS54560B | 60 V max input, 5 A output, 14 µA IQ, no LNM/LCM mode selection | Higher current rating but fixed PWM-only operation - unsuitable for ultra-low-power idle states | Selected when >500 mA load current or >38 V input is required, and light-load efficiency is secondary to peak performance. |
Compared with LMR36506R and TPS54560B, the L6985F uniquely combines industrial-grade input range (4–38 V), integrated RST supervision with programmable delay, and dual LCM/LNM modes - making it optimal for space-constrained, noise-sensitive, or sequenced-power industrial embedded systems where both efficiency and reliability are co-prioritized.
Availability
L6985F is available at Aetrix Electronics and suitable for industrial PLCs, decentralized sensor nodes, low-noise imaging subsystems, and FPGA core voltage regulation requiring stable component supply across extended temperature and lifecycle requirements.
Supply support for L6985F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, microcontrollers, and analog ICs for industrial, automotive, and embedded markets.
The L6985F belongs to ST's high-reliability DC-DC converter product line, designed specifically for robust, low-noise, and low-quiescent-current power conversion in harsh industrial environments with wide input voltage variation.
FAQ
What is the purpose of the VBIAS pin on the L6985F?
The VBIAS pin enables switchover of the internal LDO bias supply from VIN to an external 3–5.5 V source (typically the regulated output). When active, this reduces the effective quiescent current drawn from VIN - critical for battery-powered or energy-harvested systems where every microamp counts. The switchover thresholds are 2.85 V (VIN→VBIAS) and 2.78 V (VBIAS→VIN), with hysteresis ensuring stable transition.
How does the L6985F implement output voltage sequencing?
Sequencing is achieved using the open-drain RST output and DELAY pin. After VOUT reaches its target, an external capacitor on DELAY charges at 1–3 µA until voltage crosses 1.234 V, releasing RST. This delay can be cascaded: RST from one L6985F can enable the SS/INH of a second regulator, enforcing strict power-up order - essential for FPGAs, processors, and multi-rail ASICs.
Can the L6985F operate with 100% duty cycle, and how is this enabled?
Yes - the L6985F supports 100% duty cycle operation due to its integrated P-channel high-side MOSFET. Unlike N-channel-based regulators requiring bootstrap circuitry, the P-channel device eliminates the need for a floating gate drive, allowing continuous conduction when VOUT approaches VIN. This is vital for low-dropout applications such as post-regulation from 5 V or 3.3 V sources where minimal headroom is available.
What protection features are built into the L6985F?
The L6985F integrates six hardware protections: (1) Overcurrent protection with pulse-by-pulse high-side/low-side current sensing and foldback under short-circuit; (2) Overvoltage protection that actively discharges the output capacitor; (3) Thermal shutdown at 165 °C with 30 °C hysteresis; (4) Input UVLO with 2.7 V rising / 2.4 V falling thresholds; (5) Output voltage supervisor with programmable RST assertion; and (6) Internal current limiting on COMP pin (±25 µA) to prevent compensation network saturation.
L6985F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4V
- Voltage - Input (Max):
- 38V
- Voltage - Output (Min/Fixed):
- 0.85V
- Voltage - Output (Max):
- 38V
- Current - Output:
- 500mA
- Frequency - Switching:
- 250kHz ~ 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
L6985F FAQ
1.How can I place an order for L6985F through Aetrix?
Please submit a Request for Quotation (RFQ) for L6985F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6985F reliable?
The price and inventory of L6985F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6985F is usually 5 days.
3.What payment methods are accepted for L6985F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6985F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6985F?
L6985F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6985F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6985F?
For technical support, including L6985F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6985F requirements.
6.How does Aetrix verify that L6985F is sourced from the original manufacturer or authorized distributors?
All L6985F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6985F meets industry standards.
7.What is the process for return or replacement of L6985F?
All L6985F units undergo pre-shipment inspection (PSI). If there is an issue with L6985F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6985F part is unused and in its original packaging.
Return procedure for L6985F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6985F Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

