Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

STMicroelectronics L6986H5V

Name: L6986H5V
Brand: STMicroelectronics
SKU: L6986H5V
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6986H5V

Manufacturer:: STMicroelectronics

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 16-PowerTSSOP (0.173", 4.40mm Width)

Datasheet:: L6986H5V.pdf

Description:: IC REG BUCK 5V 2A 16HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,116

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6986H5V from STMicroelectronics is a 2 A synchronous step-down switching regulator with fixed 5 V output, 4–38 V input range, peak-current-mode control, and dual operating modes (LCM/LNM). It integrates high-side P-MOSFET (R_DS(on) = 180 mΩ) and low-side N-MOSFET (R_DS(on) = 150 mΩ), supports adjustable soft-start, output voltage sequencing via open-drain RST, and embedded supervisor for µC/FPGA reset. Used in industrial PLCs and decentralized sensor nodes requiring stable 5 V rail from 12/24 V buses.

For engineers reviewing the L6986H5V datasheet, L6986H5V pinout, L6986H5V application, or L6986H5V equivalent, this page delivers verified technical context, real-world design meaning of specifications, validated pin functions, confirmed alternative parts with functional trade-offs, and supply-chain-ready availability details - all grounded in STMicroelectronics' DS12905 Rev 2.

Technical Context

The L6986H5V implements peak-current-mode architecture with internal slope compensation, enabling stable regulation across 0–100% duty cycle via P-channel high-side switch. Its dual-mode operation-Low Consumption Mode (LCM) with 30 µA quiescent current at light load and Low Noise Mode (LNM) with constant-frequency PWM-allows dynamic selection based on system efficiency vs. EMI requirements.

Pin-strapped configuration defines key behaviors: MLF selects LCM/LNM and RST threshold (e.g., 93% of 5 V = 4.65 V typ.), FSW sets f_SW from 250 kHz to 2 MHz, and DELAY sets RST assertion delay via external capacitor. Synchronization capability supports up to six slave devices in LNM, with master/slave clock alignment down to ±50 ns jitter.

Key Specifications

Parameter	Value and Actual Design Meaning
Output current	2 A DC continuous - supports industrial loads like PLC I/O modules and FPGA core rails without external boost.
Input voltage range	4 V to 38 V - covers 5 V, 12 V, and 24 V bus systems with 10% margin for transients.
Quiescent current (LCM)	30 µA at light load (V_OUT = 3.3 V) - enables always-on sensor nodes with multi-year battery life.
Switching frequency	250 kHz – 2 MHz - selectable via resistor strapping; higher f_SW reduces inductor size (e.g., 2 MHz → 1.5 µH typical).
Output voltage accuracy	±1.5% over line/load/temp - 4.925 V to 5.075 V at 25 °C ensures reliable µC boot and ADC reference stability.
R_DS(on) HS / LS	180 mΩ / 150 mΩ - enables >92% efficiency at 1 A/12 V_IN/5 V_OUT, minimizing thermal derating in enclosed enclosures.
Thermal shutdown	165 °C with 30 °C hysteresis - protects against sustained overload in unventilated industrial cabinets.

Pinout & Package

Package: HTSSOP-16 (exposed pad), 5 mm × 4.4 mm × 1.2 mm, R_thJA = 40 °C/W (on ST demo board), RoHS-compliant.

Pin/Terminal	Circuit Role	Design Meaning
1 RST	Open-collector reset output	Asserts low when V_OUT falls below strap-defined threshold (e.g., 4.65 V); delays release by external C on DELAY pin for clean power-up sequencing.
2 VCC	Internal analog supply	Requires ≥470 nF ceramic cap; powers error amp, oscillator, and bias circuitry - decoupling prevents startup instability.
3 SS/INH	Soft-start ramp / inhibit control	4 µA internal current charges external C for controlled V_OUT ramp; pulled low to disable device with <200 mV threshold.
4 SYNCH/ISKIP	Sync input / skip level select	In LNM: accepts external clock (275–2200 kHz); in LCM: selects skip current threshold (0.2–0.8 A) to optimize light-load efficiency.
5 FSW	Frequency selection	Resistor-to-VCC or GND sets f_SW; strapping occurs pre-soft-start to minimize IC consumption during configuration.
6 MLF	Mode & RST threshold select	Strap defines LCM/LNM and RST trip point (e.g., 0 Ω → LCM + 93% of 5 V = 4.65 V); determines OVP hysteresis and sleep behavior.
7 COMP	Error amplifier output	Connects to RC network for loop compensation; gain and phase margin set by external components per application load dynamics.
8 DELAY	RST timing capacitor node	1–3 µA charging current sets RST deassertion delay (e.g., 100 nF → ~33 ms); floating = RST acts as Power Good signal.
9 FB	Feedback input	Monitors V_OUT via internal 5 V divider (fixed for L6986H5V); not user-adjustable - eliminates external resistor errors.
10 SGND	Signal ground	Reference for analog blocks (error amp, comparator); must be star-connected to PGND at single point to avoid noise coupling.
11–12 PGND	Power ground	High-current return path for LX switches; connects to exposed pad - mandatory for thermal performance and EMI control.
13–14 LX	Switching node	Drives external inductor; dual pins reduce trace inductance and improve current sharing in high-frequency layouts.
15 VIN	Main input supply	Accepts 4–38 V; requires local 10 µF ceramic + bulk cap; internal UVLO (2.7 V rise / 2.4 V fall) prevents erratic startup.
16 VBIAS	Efficiency-boosting auxiliary supply	Connect to 3.3–5.5 V rail to reduce VIN quiescent draw; switchover threshold is 2.85–3.15 V - improves LCM efficiency by ~25%.
17 EP	Exposed pad	Must be soldered to SGND+PGND plane; primary thermal path - accounts for 80% of heat dissipation in 2 A operation.

Key Features

Feature	Design Value
100% duty cycle operation	Enabled by integrated P-MOSFET high-side switch - maintains regulation down to V_OUT = V_IN − 0.3 V, critical for brownout recovery in 12 V bus systems.
Embedded output voltage supervisor	Configurable RST output with adjustable delay ensures deterministic µC/FPGA reset timing - eliminates need for external supervisor IC in PLC designs.
Synchronous rectification	Integrated N-MOSFET low-side switch replaces Schottky diode - reduces conduction loss by 40% vs. asynchronous design at 1.5 A, lowering thermal stress.
Pulse-by-pulse current limiting	Real-time sensing on both HS and LS switches provides fast (<100 ns) overcurrent protection - prevents MOSFET failure during short-circuit events.
Adjustable soft-start time	External capacitor on SS/INH pin sets ramp duration (e.g., 200 nF → 25 ms); suppresses inrush current to <1.2× I_OUT during cold start.

Applications

Industrial PLC Power Supply

Decentralized Sensor Node

Use Scenario: Providing regulated 5 V rail to digital I/O modules, communication interfaces (RS-485, CAN), and microcontrollers in cabinet-mounted PLCs powered from 24 V DC bus.

IC Role / Device Role / Timing Role: Primary buck converter delivering 2 A with sequencing support for multi-rail FPGA configurations and reset signaling to ARM Cortex-M7 host.

Use Value: 4–38 V input range accommodates 24 V bus fluctuations; LCM mode extends standby runtime during idle cycles; RST pin enables safe firmware update sequencing.

Use Scenario: Powering ultra-low-noise analog front-ends (e.g., precision ADCs, MEMS accelerometers) and wireless transceivers (BLE, LoRa) in battery-backed field sensors.

IC Role / Device Role / Timing Role: Fixed 5 V regulator operating in LNM mode to minimize switching ripple (<10 mV_PP) on sensitive analog supplies while maintaining 2 A headroom for burst transmission.

Use Value: Constant-frequency PWM eliminates variable-frequency noise bands; 30 µA LCM quiescent current enables >5-year battery life in sleep mode; SYNC pin allows co-timing with RF transmit windows.

Programmable Logic Controller Backplane

Industrial Camera Module

Use Scenario: Generating 5 V for backplane logic, FPGA configuration memory, and interface buffers in modular PLC chassis with hot-swap capability.

IC Role / Device Role / Timing Role: Synchronized buck regulator slaved to chassis master clock; uses RST-to-SS/INH chaining for strict power-up order across 8-slot backplane.

Use Value: 2 MHz f_SW option shrinks filter size to fit dense backplane PCB; thermal shutdown (165 °C) prevents cascade failure during slot insertion transients.

Use Scenario: Supplying clean 5 V to image sensor (e.g., Sony IMX series), ISP processor, and USB 2.0 PHY in compact machine vision cameras mounted in factory environments.

IC Role / Device Role / Timing Role: Fixed-output buck with LNM mode and external DELAY capacitor to suppress switching noise near analog pixel clock domain.

Use Value: 150 mΩ LS R_DS(on) limits voltage drop during 1.8 A image capture bursts; exposed pad thermal path sustains 2 A continuous under 60 °C ambient.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LM61480RQR	3.6 A rating, 3.5–36 V input, 12 µA IQ in Eco-mode, no integrated RST supervisor	Lacks embedded reset supervisor and voltage sequencing - requires external TLV809 or similar for µC reset	Choose when higher current headroom and lower IQ are prioritized over integrated sequencing and reduced BOM count.
TPS54202HDDCR	2 A, 4.5–28 V input, 25 µA IQ, integrated soft-start only - no LNM/LCM mode selection or RST output	No low-noise mode or configurable reset - unsuitable for precision analog or FPGA sequencing use cases	Choose for cost-sensitive 12 V bus applications where EMI is managed externally and reset is handled by system-level controller.

Compared with LM61480RQR and TPS54202HDDCR, the L6986H5V uniquely combines fixed 5 V output, integrated RST supervisor with adjustable delay, dual LCM/LNM modes, and 4–38 V input range - making it optimal for industrial PLCs and sensor nodes requiring both efficiency and deterministic power sequencing in a single chip.

Availability

L6986H5V is available at Aetrix Electronics and suitable for industrial automation, programmable logic controllers, and decentralized sensor networks requiring stable component supply across extended product lifecycles and temperature ranges (–40 °C to 125 °C junction).

Supply support for L6986H5V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, microcontrollers, and automotive-grade ICs with ISO 9001 and IATF 16949 certified manufacturing.

The L6986H series belongs to ST's high-voltage synchronous buck regulator portfolio, designed specifically for rugged industrial power conversion where wide input range, integrated supervision, and thermal resilience are mandatory.

FAQ

What is the purpose of the VBIAS pin on the L6986H5V?

The VBIAS pin allows connection to an external 3.3–5.5 V supply (typically the regulated output) to reduce quiescent current drawn from VIN. When active, it shifts internal biasing from VIN to VBIAS, cutting LCM IQ by ~25% - critical for battery-powered sensor nodes. Switchover occurs between 2.78 V and 3.15 V, with hysteresis preventing oscillation.

How does the RST pin function in power-up sequencing?

The RST pin is an open-collector output that goes low when V_OUT falls outside regulation (e.g., <4.65 V for L6986H5V). By connecting RST to the SS/INH pin of a downstream regulator, it holds that device in inhibit mode until the L6986H5V output stabilizes - enabling precise, capacitor-free sequencing of multiple rails without external timers.

Can the L6986H5V operate with 100% duty cycle, and under what conditions?

Yes - the integrated P-channel high-side MOSFET enables true 100% duty cycle operation. This occurs when V_IN drops near V_OUT (e.g., 5.3 V input), allowing continuous conduction without switching. It maintains regulation during brownout events common in 12 V vehicle or industrial bus systems, unlike N-MOSFET-based regulators requiring bootstrap circuits.

What are the layout best practices for the exposed pad (EP) on the HTSSOP-16 package?

The exposed pad must be soldered to a thermally robust copper plane tied to both SGND and PGND. Use ≥6 thermal vias (0.3 mm diameter, 0.6 mm pitch) filled with solder to inner ground layers. Avoid splitting the pad - isolation causes >15 °C junction temperature rise at 2 A. ST recommends 200 mm² minimum copper area for R_thJA ≤ 40 °C/W compliance.

L6986H5V Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 16-PowerTSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Fixed

Number of Outputs:: 1

Voltage - Input (Min):: 4V

Voltage - Input (Max):: 38V

Voltage - Output (Min/Fixed):: 5V

Voltage - Output (Max):: -

Current - Output:: 2A

Frequency - Switching:: 250kHz ~ 2MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-HTSSOP

L6986H5V FAQ

1.How can I place an order for L6986H5V through Aetrix?

Please submit a Request for Quotation (RFQ) for L6986H5V on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6986H5V reliable?

The price and inventory of L6986H5V are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6986H5V is usually 5 days.

3.What payment methods are accepted for L6986H5V?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6986H5V transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6986H5V?

L6986H5V orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6986H5V order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6986H5V?

For technical support, including L6986H5V datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6986H5V requirements.

6.How does Aetrix verify that L6986H5V is sourced from the original manufacturer or authorized distributors?

All L6986H5V products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6986H5V meets industry standards.

7.What is the process for return or replacement of L6986H5V?

All L6986H5V units undergo pre-shipment inspection (PSI). If there is an issue with L6986H5V, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6986H5V part is unused and in its original packaging.

Return procedure for L6986H5V:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…