Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

STMicroelectronics L6986H5VTR

Name: L6986H5VTR
Brand: STMicroelectronics
SKU: L6986H5VTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6986H5VTR

Manufacturer:: STMicroelectronics

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 16-PowerTSSOP (0.173", 4.40mm Width)

Datasheet:: L6986H5VTR.pdf

Description:: IC REG BUCK 5V 2A 16HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,407

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6986H5VTR from STMicroelectronics is a 2 A synchronous step-down switching regulator with fixed 5 V output, 4–38 V input range, peak-current-mode control, and dual operating modes (LCM/LNM). It integrates high-side P-MOSFET (R_DS(on) = 180 mΩ) and low-side N-MOSFET (R_DS(on) = 150 mΩ), supports synchronization, adjustable soft-start, and embedded output voltage supervisor with open-drain RST for µC/FPGA reset sequencing. Used in PLCs and decentralized intelligent nodes on 12 V/24 V industrial buses.

For engineers reviewing the L6986H5VTR datasheet, L6986H5VTR pinout, L6986H5VTR application, or L6986H5VTR equivalent, key selection criteria include quiescent current (8 µA shutdown, 30 µA LCM light-load), 250 kHz–2 MHz adjustable f_SW, RST threshold programmability via MLF strapping, thermal shutdown (165 °C), and VBIAS switchover capability to reduce VIN-referred IQ.

Technical Context

The L6986H5VTR implements peak-current-mode control with slope compensation, pulse-by-pulse current sensing on both HS and LS switches, and a transconductance error amplifier (100 dB gain, ±6 µA output drive). Its architecture enables 100% duty cycle operation via integrated P-channel high-side switch and supports ratiometric startup across multiple regulators using shared soft-start capacitor.

Two configurable operating modes are implemented via MLF pin strapping: Low Consumption Mode (LCM) optimizes light-load efficiency with controlled ripple and sleep-state entry, while Low Noise Mode (LNM) enforces constant-frequency PWM to minimize output voltage ripple across load range. Synchronization (fanout up to 6 slaves) and VBIAS switchover (3–5.5 V) further enhance system-level power management.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Current	2 A DC continuous - supports industrial loads like PLC I/O modules and sensor signal chains without external boost.
Input Voltage Range	4 V to 38 V - covers 5 V, 12 V, and 24 V bus systems with margin for transients and dropouts.
Quiescent Current	30 µA in LCM at light load (V_OUT = 3.3 V) - extends battery life in always-on industrial nodes.
Shutdown Current	8 µA max - enables ultra-low-power standby in energy-sensitive applications.
Switching Frequency	250 kHz to 2 MHz (pin-strapped) - allows optimization of size (high f_SW) vs. EMI/noise (low f_SW).
R_DS(on) HS / LS	180 mΩ / 150 mΩ - reduces conduction loss and thermal stress at full load, enabling compact heatsinking.
Thermal Shutdown	165 °C with 30 °C hysteresis - protects against sustained overload or poor PCB layout without latch-off.
Output Supervision	Adjustable RST threshold (e.g., 93% of V_OUT for 5 V → ~4.65 V) with DELAY-timed assertion - ensures reliable µC/FPGA reset during brownout.

Pinout & Package

Package: HTSSOP-16 (exposed pad), 5 mm × 4.4 mm × 1.2 mm, RoHS-compliant, thermal resistance R_thJA = 40 °C/W (on ST demo board).

Pin/Terminal	Circuit Role	Design Meaning
1 RST	Open-collector reset output	Asserts low when V_OUT falls below programmed threshold; DELAY capacitor sets release timing after recovery.
2 VCC	Internal analog supply rail	Requires ≥470 nF ceramic decoupling; powers bandgap, error amp, and logic blocks.
3 SS/INH	Soft-start ramp input / inhibit control	Charged by 4 µA internal current source; clamp to GND disables regulator; supports ratiometric startup.
4 SYNCH/ISKIP	Sync master/slave input or skip level select	In LNM: accepts external clock; in LCM: selects skip current threshold (0.2–0.8 A) via V_SYNCH level.
5 FSW	Switching frequency selection	Pull-up/down resistor (E24 series) sets f_SW before soft-start; enables precise EMI tuning.
6 MLF	Mode selection & RST threshold config	Strapping sets LCM/LNM mode and RST trip point (e.g., 80%, 87%, 93%, 96% of V_OUT).
7 COMP	Error amplifier output	Connects to external RC network for loop compensation; ±6 µA drive capability supports Type II/III designs.
8 DELAY	RST assertion delay timing	Capacitor value sets delay before RST release after V_OUT recovery; floating = Power Good behavior.
9 VOUT	Feedback sense node	Direct connection to output for fixed 5 V version; internal divider sets 0.85 V reference for adjustable variants.
10 SGND	Signal ground reference	Separate from PGND to minimize noise coupling into sensitive analog blocks (COMP, FB, VCC).
11–12 PGND	Power ground return	Dual pins reduce IR drop and improve thermal dissipation; must be tied to exposed pad.
13–14 LX	Switching node	Drives external inductor; dual pins lower parasitic inductance and improve EMI performance.
15 VIN	Main input supply	Accepts 4–38 V; internal UVLO (2.7 V rise / 2.4 V fall) prevents erratic startup.
16 VBIAS	Switchover bias supply	Connect to regulated V_OUT (3–5.5 V) to reduce VIN-referred IQ; internal switchover thresholds at 2.78–3.2 V.
17 EP	Exposed thermal pad	Mandatory connection to SGND + PGND for thermal conduction and EMI shielding; not electrically isolated.

Key Features

Feature	Design Value
Peak-current-mode control with slope compensation	Enables stable operation across wide VIN/VOUT ratios and prevents subharmonic oscillation without external compensation.
Programmable LCM/LNM operating modes	LCM maximizes light-load efficiency with variable-frequency sleep; LNM guarantees constant-frequency PWM for low-noise sensor/ADC supplies.
Integrated output voltage supervisor with RST	Eliminates external reset IC; RST threshold and delay fully configurable via passive components for flexible power sequencing.
VBIAS switchover capability	Reduces effective IQ at VIN by sourcing internal bias current from V_OUT, critical for battery-backed industrial nodes.
Synchronization fanout (up to 6 slaves)	Enables phase interleaving or common clocking across multi-rail systems to suppress beat frequencies and simplify EMI filtering.
100% duty cycle operation	Supported by P-channel high-side switch - maintains regulation down to V_OUT ≈ V_IN − dropout, essential for low-dropout 24 V-to-5 V conversion.

Applications

PLC Power Rails

Sensor Signal Conditioning

Use Scenario: Providing stable 5 V supply to digital I/O modules and communication interfaces (RS-485, CAN) in modular PLC backplanes.

IC Role / Device Role / Timing Role: Primary buck converter delivering 2 A at 5 V with tight line/load regulation and fast transient response to handle bursty I/O activity.

Use Value: Integrated RST enables coordinated reset of multiple µCs during brownout; LNM mode suppresses switching noise that could corrupt analog sensor readings.

Use Scenario: Powering precision analog front-ends (AFE), ADCs, and low-noise op-amps in distributed industrial sensors.

IC Role / Device Role / Timing Role: Low-noise 5 V source with <10 mV_PP ripple in LNM mode, synchronized to system clock to avoid heterodyne interference.

Use Value: VBIAS switchover cuts total system IQ by >50% in battery-powered wireless sensors; thermal shutdown prevents field failure under enclosure overheating.

Decentralized Intelligent Nodes

Industrial HMI Controllers

Use Scenario: Compact 24 V-to-5 V conversion in edge-node controllers with real-time Ethernet (EtherCAT, PROFINET) interfaces.

IC Role / Device Role / Timing Role: High-efficiency buck regulator supporting 2 A peak loads during packet transmission bursts; soft-start prevents inrush tripping upstream breakers.

Use Value: Adjustable f_SW allows EMI compliance at 1.25 MHz to avoid critical bands; dual LX pins reduce layout parasitics for clean switching waveforms.

Use Scenario: Powering ARM Cortex-M7-based HMIs with FPGA co-processors requiring sequenced 5 V and 3.3 V rails.

IC Role / Device Role / Timing Role: Master regulator generating 5 V; RST output drives SS/INH of secondary LDO or buck to enforce strict power-up order.

Use Value: Programmable RST threshold (93% of 5 V) and DELAY capacitor ensure deterministic reset timing across temperature and aging.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LM61480RQR	4.5–36 V input, 8 A output, fixed 5 V option; higher current but larger QFN-16 package (4×4 mm); no RST supervisor or VBIAS switchover.	Better suited for high-current motor drives; lacks integrated reset and low-IQ features needed for intelligent nodes.	Select if >2 A output or smaller footprint required; verify external reset circuitry is acceptable.
TPS54202DRCT	4.5–28 V input, 2 A output, adjustable only; 500 kHz fixed f_SW; no LCM/LNM modes; R_DS(on) = 120/70 mΩ; no RST or sync.	Lower cost for basic 5 V conversion; insufficient for noise-sensitive sensor rails or brownout sequencing.	Choose for cost-sensitive non-critical 5 V rails where supervision and noise are not design constraints.

Compared with LM61480RQR and TPS54202DRCT, the L6986H5VTR uniquely combines 2 A capability with integrated RST supervision, dual LCM/LNM modes, VBIAS switchover, and 4–38 V input range-making it optimal for space-constrained, low-noise, and fault-resilient industrial power nodes.

Availability

L6986H5VTR is available at Aetrix Electronics and suitable for programmable logic controllers (PLCs), decentralized intelligent nodes, sensor signal conditioning circuits, and industrial HMI controllers requiring stable component supply across extended temperature and long product lifecycles.

Supply support for L6986H5VTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components with ISO 9001 and IATF 16949 certification.

The L6986H5VTR belongs to ST's high-voltage synchronous buck regulator product line, engineered specifically for robust industrial power conversion in 12 V/24 V bus environments with emphasis on low IQ, noise control, and functional safety features.

FAQ

What is the purpose of the VBIAS pin on the L6986H5VTR?

The VBIAS pin enables switchover of the internal LDO bias supply from VIN to an external regulated voltage (3–5.5 V), typically the output rail. When VBIAS exceeds 2.85 V, the device draws quiescent current from VBIAS instead of VIN, reducing effective IQ at the input by up to 70%. This is critical for battery-powered industrial nodes where every microamp counts.

How does the RST output function during power-up and brownout events?

The RST pin is an open-collector output that asserts low when VOUT falls below a threshold set by MLF pin strapping (e.g., 93% of 5 V = ~4.65 V). After VOUT recovers, RST remains low for a time defined by the capacitor on the DELAY pin before releasing. During power-up, RST stays low until VOUT reaches regulation, providing a clean reset signal to downstream µCs or FPGAs.

Can the L6986H5VTR operate in 100% duty cycle mode, and what enables this?

Yes-the L6986H5VTR supports true 100% duty cycle operation due to its integrated P-channel high-side MOSFET. Unlike N-channel HS solutions requiring bootstrap circuitry, the P-MOSFET eliminates the need for a floating gate drive, allowing continuous conduction when VIN approaches VOUT. This is essential for maintaining regulation in 24 V-to-5 V applications with large input transients or droops.

What distinguishes Low Noise Mode (LNM) from Low Consumption Mode (LCM) in practical system design?

LNM forces constant-frequency PWM across all loads, minimizing output voltage ripple and EMI peaks-ideal for powering ADCs, RF sections, or audio amplifiers. LCM uses pulse-skipping at light loads to reduce switching losses and achieve 30 µA IQ, but introduces variable-frequency operation and higher ripple. Selection depends on whether noise floor or battery runtime is the dominant constraint.

L6986H5VTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 16-PowerTSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Fixed

Number of Outputs:: 1

Voltage - Input (Min):: 4V

Voltage - Input (Max):: 38V

Voltage - Output (Min/Fixed):: 5V

Voltage - Output (Max):: -

Current - Output:: 2A

Frequency - Switching:: 250kHz ~ 2MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-HTSSOP

L6986H5VTR FAQ

1.How can I place an order for L6986H5VTR through Aetrix?

Please submit a Request for Quotation (RFQ) for L6986H5VTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6986H5VTR reliable?

The price and inventory of L6986H5VTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6986H5VTR is usually 5 days.

3.What payment methods are accepted for L6986H5VTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6986H5VTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6986H5VTR?

L6986H5VTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6986H5VTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6986H5VTR?

For technical support, including L6986H5VTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6986H5VTR requirements.

6.How does Aetrix verify that L6986H5VTR is sourced from the original manufacturer or authorized distributors?

All L6986H5VTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6986H5VTR meets industry standards.

7.What is the process for return or replacement of L6986H5VTR?

All L6986H5VTR units undergo pre-shipment inspection (PSI). If there is an issue with L6986H5VTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6986H5VTR part is unused and in its original packaging.

Return procedure for L6986H5VTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…