STMicroelectronics L7983PU33R
- Part No.:
- L7983PU33R
- Manufacturer:
- STMicroelectronics
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
L7983PU33R.pdf
- Description:
- IC REG BUCK 3.3V 300MA 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:7,600
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L7983PU33R from STMicroelectronics is a 3.3 V fixed-output, 300 mA synchronous step-down DC-DC regulator with peak current mode control, operating from 3.5 V to 60 V input. It features dynamic Low Consumption Mode (LCM) and Low Noise Mode (LNM) selection, 10 µA quiescent current at VIN > 24 V in LCM, and integrated soft-start, OVP, thermal shutdown, and output sequencing via open-drain RST. Used in industrial 24 V/48 V bus systems requiring ultra-low standby power and low-noise operation.
For engineers reviewing the L7983PU33R datasheet, L7983PU33R pinout, L7983PU33R application, or L7983PU33R equivalent, key selection criteria include its 3.3 V fixed output accuracy (±1%), programmable 200–2.2 MHz switching frequency, dual-mode LCM/LNM transition timing (14 µs), internal compensation, and VIN-compatible EN/UVLO with adjustable threshold - all critical for fail-safe sensor nodes and battery-powered edge devices.
Technical Context
The L7983PU33R implements a peak current mode, constant-frequency buck architecture with integrated high-side P-MOSFET and low-side N-MOSFET, anti-shoot-through logic, and adaptive dead-time control. Its internal trans-conductor (gm) error amplifier and slope-compensated PWM comparator enable stable regulation without external compensation components.
Mode selection is hardware-driven via the LNM/LCM pin: LCM enables pulse-skipping for <10 µA IQ at light load, while LNM enforces fixed-frequency operation with reverse-inductor-current capability for <10 mVpp output ripple. Synchronization to external clock (180–2400 kHz) and spread-spectrum dithering further reduce EMI in noise-sensitive applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.5 V to 60 V - supports direct connection to 12 V, 24 V, and 48 V industrial buses without pre-regulation. |
| Output Voltage | Fixed 3.3 V ±1% (at TJ = 25 °C) - eliminates external feedback resistors and ensures microcontroller/FPGA core rail compliance. |
| Max Output Current | 300 mA DC - sufficient for powering low-power MCUs, sensors, and interface ICs in decentralized nodes. |
| Quiescent Current (LCM) | 10 µA at VIN > 24 V - enables multi-year battery life in always-on IoT endpoints with infrequent wake-ups. |
| Switching Frequency | 200 kHz to 2.2 MHz (programmable via FSW pin resistor) - allows optimization of inductor size vs. efficiency across load conditions. |
| OVP Threshold | 115–125% of VREF (i.e., 3.76–4.16 V for 3.3 V output) - provides robust overvoltage protection with 2% hysteresis to prevent latch-up. |
| RST Release Threshold | 90–94% of VREF (i.e., 2.94–3.10 V) - ensures clean power-up reset for digital loads before firmware execution begins. |
Pinout & Package
Package: PowerSSO-10 (exposed pad), thermally enhanced 3 mm × 3 mm, 0.65 mm pitch, RoHS-compliant.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 VOUT/FB | Output voltage sensing / feedback node | Internally connected to 3.3 V divider; shorted to output capacitor for fixed-output operation - no external resistors required. |
| 2 VBIAS | Bias supply input for internal LDO | Connect to VOUT or auxiliary rail to improve light-load efficiency; bypass with 100 nF if used - reduces IQ by ~30% vs. GND tie. |
| 3 VCC | Internal LDO output | Supplies analog circuitry; requires 470 nF ceramic capacitor to GND - stabilizes reference and control loop under transient load. |
| 4 FSW | Switching frequency programming | Resistor-to-GND or VCC sets fSW (200–2200 kHz); pinstrapping occurs pre-soft-start - enables EMI tuning without firmware. |
| 5 LNM/LCM | Mode selection / synchronization input | Active-high = LNM (fixed freq); active-low = LCM (pulse-skipping); also accepts external clock (180–2400 kHz) - enables real-time noise/power trade-off. |
| 6 RST | Open-drain reset output | Asserts low when VOUT drops below 90–94% of target or during OVP/OTP - drives MCU reset pin directly; 2 ms release delay prevents bounce. |
| 7 EN/UVLO | Enable with programmable UVLO | VIN-compatible; external resistor divider sets turn-on threshold (e.g., 24 V bus start at 22.5 V) - ensures reliable power-up across wide input range. |
| 8 VIN | Main input supply | Accepts 3.5–60 V; internal UVLO monitors for brown-out - protects downstream circuitry during unstable bus conditions. |
| 9 LX | Switching node | Connects HS/LS MOSFET drains; requires low-ESR ceramic capacitor and careful layout to minimize EMI and ringing - critical for 2.2 MHz operation. |
| 10 GND | Power and signal ground | Primary return path; exposed pad must be soldered to PCB ground plane - ensures thermal resistance ≤50 °C/W and stable ground reference. |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic LCM ↔ LNM Transition | Hardware-selectable mode switch with 14 µs max delay - enables runtime optimization of efficiency vs. noise without software intervention. |
| Integrated Compensation Network | No external Type-II/III compensation required - reduces BOM count, board area, and design risk for stable 300 mA buck conversion. |
| Synchronous Rectification | Integrated P-channel HS + N-channel LS MOSFETs - achieves >90% efficiency at 100 mA (24 V → 3.3 V), eliminating external diode losses. |
| Programmable Spread Spectrum | Dithering ±5% around nominal fSW (via FSW-to-VCC resistor) - lowers peak EMI by 10 dB without increasing output ripple beyond spec. |
| Output Voltage Sequencing | RST open-drain output with 2 ms release delay and 2% hysteresis - coordinates power-up of multiple rails or resets FPGA configuration logic reliably. |
Applications
| Industrial Sensor Node | Fail-Safe PLC I/O Module |
|---|---|
|
Use Scenario: Remote temperature/humidity sensor powered from 24 V field bus with 10-year battery backup requirement. IC Role / Device Role / Timing Role: Primary 3.3 V power rail generator with ultra-low IQ (10 µA) in LCM during sleep, transitioning to LNM only during measurement bursts. Use Value: Extends battery life by 3.2× vs. standard buck regulators while maintaining <5 mVpp ripple during ADC sampling. |
Use Scenario: Digital input module in safety-critical machinery where undervoltage or overvoltage must trigger immediate shutdown. IC Role / Device Role / Timing Role: Regulator with programmable EN/UVLO threshold and RST-driven system reset - asserts RST within 2.0 ms of OVP detection. Use Value: Meets SIL-2 functional safety requirements by guaranteeing deterministic fault response without software dependency. |
| Decentralized Edge AI Node | Low-Noise Analog Signal Chain |
|
Use Scenario: Battery-powered vibration analyzer with Cortex-M4 MCU and MEMS accelerometer, operating intermittently on 48 V rail. IC Role / Device Role / Timing Role: Core power supply enabling fast wake-up from deep sleep (<100 µs) via VWAKEUPH = 0.7 V EN threshold. Use Value: Reduces system wake latency by 40% vs. regulators requiring full enable sequence, improving real-time responsiveness. |
Use Scenario: Precision current-sense amplifier and 16-bit ADC powered from same 3.3 V rail as MCU, in EMI-sensitive test equipment. IC Role / Device Role / Timing Role: Low-noise power source using LNM mode + spread spectrum + fixed 1 MHz fSW to suppress switching artifacts near ADC sampling clock. Use Value: Achieves SNR > 92 dB (vs. 85 dB with standard buck) by reducing 1/f noise and harmonic coupling into analog front-end. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54202DRCT | 3.5–28 V input, 3.3 V fixed, 2 A output, 50 µA IQ - higher current but narrower VIN range and no LNM/LCM mode switching. | Designed for higher-power embedded systems; lacks dynamic noise/efficiency mode selection and RST sequencing. | Select when >300 mA load current is required and 24 V bus is primary input - not suitable for 48 V or ultra-low-IQ battery use. |
| MAX17504ATP+T | 4.5–60 V input, adjustable 0.8–24 V output, 350 mA, 15 µA IQ - no fixed 3.3 V variant; requires external feedback resistors. | Targeted at flexible industrial supplies; lacks integrated RST, spread spectrum, and LNM-specific low-noise optimization. | Choose for designs needing output adjustability or higher current margin; adds BOM cost and layout complexity vs. L7983PU33R's plug-and-play 3.3 V. |
Compared with TPS54202DRCT and MAX17504ATP+T, the L7983PU33R uniquely combines 48 V bus compatibility, sub-10 µA quiescent current, hardware-dynamic LCM/LNM switching, and integrated RST sequencing - making it optimal for space-constrained, battery-backed, or safety-critical 3.3 V point-of-load applications where both efficiency and noise control are non-negotiable.
Availability
L7983PU33R is available at Aetrix Electronics and suitable for industrial sensor nodes, fail-safe PLC modules, decentralized edge AI devices, and low-noise analog signal chains requiring stable component supply across long production lifecycles.
Supply support for L7983PU33R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, microcontrollers, and automotive-grade ICs with broad industrial certification coverage.
The L7983 series is part of ST's high-voltage synchronous buck regulator product line, engineered specifically for robust, low-power operation in harsh industrial environments - emphasizing ultra-low IQ, wide VIN range, and integrated fault protection for decentralized intelligent nodes.
FAQ
What is the minimum input voltage required for L7983PU33R to regulate 3.3 V output?
The L7983PU33R requires a minimum input voltage of 3.5 V to maintain regulation at 3.3 V output. Below this, the internal UVLO circuit disables switching to prevent unstable operation. The device guarantees full functionality down to 3.5 V even at maximum load and temperature extremes, per DS13354 absolute maximum ratings.
Can the L7983PU33R be synchronized to an external clock while operating in Low Consumption Mode?
No - external clock synchronization is only active when the LNM/LCM pin is driven high (LNM mode) or receives a valid clock signal (180–2400 kHz). In LCM mode (pin low), the device operates in free-running pulse-skipping mode and ignores external clock inputs. Synchronization is disabled during LCM to preserve ultra-low quiescent current behavior.
How does the RST pin behave during output voltage pre-bias conditions?
During pre-bias (VOUT > 0 before startup), the L7983PU33R disables sinking capability on the RST pin until soft-start completes. RST remains high-impedance until VOUT reaches ≥90% of 3.3 V, then releases after the 2.0 ms delay. This prevents false resets and ensures safe power-up even when output capacitors are pre-charged from another source.
Is an external bootstrap capacitor required for the high-side MOSFET drive?
No - the L7983PU33R integrates a charge-pump-based high-side gate driver that self-generates the required floating bias voltage. No external bootstrap capacitor or diode is needed, simplifying layout and reducing component count. This is confirmed in the block diagram (Figure 2) and "Power section" description in Section 5.1 of DS13354.
L7983PU33R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.5V
- Voltage - Input (Max):
- 60V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 300mA
- Frequency - Switching:
- 200kHz ~ 2.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
L7983PU33R FAQ
1.How can I place an order for L7983PU33R through Aetrix?
Please submit a Request for Quotation (RFQ) for L7983PU33R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L7983PU33R reliable?
The price and inventory of L7983PU33R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L7983PU33R is usually 5 days.
3.What payment methods are accepted for L7983PU33R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L7983PU33R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L7983PU33R?
L7983PU33R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L7983PU33R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L7983PU33R?
For technical support, including L7983PU33R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L7983PU33R requirements.
6.How does Aetrix verify that L7983PU33R is sourced from the original manufacturer or authorized distributors?
All L7983PU33R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L7983PU33R meets industry standards.
7.What is the process for return or replacement of L7983PU33R?
All L7983PU33R units undergo pre-shipment inspection (PSI). If there is an issue with L7983PU33R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L7983PU33R part is unused and in its original packaging.
Return procedure for L7983PU33R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L7983PU33R Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

