My Inquiry
My Account
STMicroelectronics L9613B013TR
- Part No.:
- L9613B013TR
- Manufacturer:
- STMicroelectronics
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
L9613B013TR.pdf
- Description:
- IC TRANSCEIVER HALF 1/1 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:9,376
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L9613B013TR from STMicroelectronics is an ISO 9141-compatible automotive K-line interface IC in SO8 package, providing bidirectional serial communication between ECU and diagnostic tester. It operates from 4.8V to 36V (40V transient), delivers 60mA K-output current, supports ≥130 kBaud, and features reverse-battery protection down to −24V for under-hood vehicle networks.
For engineers reviewing the L9613B013TR datasheet, L9613B013TR pinout, L9613B013TR application, or L9613B013TR equivalent, this device is selected for robust K-line physical layer implementation in OBD-II diagnostics, ECU wake-up signaling, and battery-reverse-tolerant bus driver designs requiring defined OFF-state behavior during undervoltage.
Technical Context
The L9613 integrates a bidirectional K-I/O channel with supply-voltage-dependent input thresholds (VKhigh = 0.60VS, VKlow = 0.40VS) and hysteresis (0.05–0.2VS), enabling reliable operation across wide battery voltage swings (9–16V nominal). Its thermal shutdown activates at TJ ≥ 160°C (typ.) and deactivates at TJ ≤ 150°C (typ.), protecting K-output during overtemperature events without affecting LO/RX functionality.
It implements three independent voltage domains: VS (4.8–36V) powers K-line drivers and protection circuitry; VCC (3–7V) supplies internal logic, TX/RX/LO pull-ups, and defines TTL-compatible TX input thresholds (VTXhigh = 3.5V); LI and K pins tolerate −24V to VS, while RX/LO/TX operate within −24V to VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply range (VS) | 4.8V to 36V continuous, 40V for ≤400ms transients - enables direct connection to automotive battery with load-dump immunity |
| K output current (IK) | 60mA typical - sufficient to drive standard 510Ω K-line termination with <1V saturation drop |
| Baud rate support | ≥130 kBaud minimum - meets ISO 9141-2 timing requirements for fast diagnostic session initiation |
| Standby current (ISSB) | ≤100µA @ VCC ≤ 0.5V - ensures zero-power wake-up readiness during ECU sleep mode |
| Reverse battery tolerance | −24V on VS - protects against incorrect jump-start polarity without external diodes |
| Thermal shutdown threshold | 160°C (typ.) - disables K-output only, preserving RX/LO functionality during localized overheating |
| Input hysteresis (VKhys) | 0.05VS to 0.2VS - rejects high-frequency noise and line spikes on K-bus without external filtering |
Pinout & Package
SO8 package (ECOPACK®, lead-free, JEDEC MS-012AC), 1.27mm pitch, body size 4.9 × 6.0 mm. Pin 1 marked by notch or dot; top view orientation per Figure 2 in datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 RX | K-line receiver output | Open-drain output referenced to VCC; pulls low when K-line is driven low by external node; high-impedance otherwise |
| 2 LO | L-line comparator output | Open-drain output tied to VCC via internal pull-up; asserts low when LI input falls below 0.40VS |
| 3 VCC | Stabilized logic supply | 3–7V regulated input powering internal logic, pull-ups, and defining TTL-compatible TX thresholds |
| 4 TX | K-line transmitter input | TTL-compatible digital input (VTXhigh = 3.5V); drives K-line high/low via internal K-driver when enabled |
| 5 GND | Common reference | Logic ground shared with VCC domain; isolated from VS domain except through internal protection structures |
| 6 K | Bidirectional K-line I/O | VBat-referenced bidirectional bus pin; sinks up to 60mA when driven low, floats high via external pull-up or internal bias |
| 7 VS | Main supply input | 4.8–36V automotive battery input; powers K-driver, protection circuits, and thermal monitoring block |
| 8 LI | L-line comparator input | VBat-referenced analog input with hysteresis; triggers LO output transition at 0.40VS / 0.60VS thresholds |
Key Features
| Feature | Design Value |
|---|---|
| Controlled output slope | Rise/fall times of 0.4–2 µs reduce EMI emissions during K-line transitions, meeting ISO 9141-2 EMC requirements |
| Defined OFF-state behavior | K-output forced high-impedance during VS/GND interruption or undervoltage (VCC ≤ 0.5V), preventing bus contention |
| Integrated pull-up resistors | 5–40 kΩ on TX, RX, LO - eliminates need for external components in basic diagnostic interface configurations |
| High input impedance on open VS/GND | All pins enter high-Z state when VS or GND is disconnected - avoids false triggering and leakage paths in fault conditions |
| EMI-robust pin architecture | Withstands ±0.2mJ Schaffner-class pulses (Classes 1–4) on all pins - validated per ISO 9141 bus system EMS testing |
Applications
| OBD-II Diagnostic Interface | ECU Wake-Up Signaling |
|---|---|
|
Use Scenario: Connecting scan tools to vehicle ECUs via standardized 16-pin DLC connector for read/clear DTCs and live data streaming. IC Role / Device Role / Timing Role: Physical layer K-line transceiver translating TTL-level TX/RX signals to VBat-referenced K-bus levels with precise timing compliance. Use Value: Enables ≥130 kBaud communication required for fast diagnostic session entry and parameter identification (PID) polling without external level shifters. |
Use Scenario: Detecting K-line activity during vehicle key-off to trigger ECU wake-up for pending service requests or network synchronization. IC Role / Device Role / Timing Role: Bidirectional K-I/O with defined low-current standby (ISSB ≤ 100µA) and fast tdSB ON response (≤20µs). Use Value: Guarantees reliable wake-up detection even during battery voltage sag (down to 4.8V) and reverse-polarity events (−24V). |
| Body Control Module (BCM) Diagnostics | Aftermarket Telematics Gateway |
|
Use Scenario: Integrating diagnostic access into BCMs for lighting, door lock, and climate control subsystems without dedicated microcontroller UART peripherals. IC Role / Device Role / Timing Role: Standalone ISO 9141 interface with integrated LI comparator and LO output for L-line wake-up coordination. Use Value: Reduces BOM count by eliminating external comparators and pull-ups while maintaining full ISO 9141-2 conformance. |
Use Scenario: Enabling third-party telematics devices to extract vehicle data via K-line without modifying OEM ECU firmware or hardware. IC Role / Device Role / Timing Role: Robust bus driver with −24V reverse-battery tolerance and 40V transient immunity for under-hood mounting near battery. Use Value: Eliminates need for external TVS diodes and reverse-polarity protection MOSFETs, simplifying mechanical integration and thermal design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar K-line interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLIN2022DR | 3.3V-only VIO, no reverse-battery tolerance, integrated LIN transceiver (not ISO 9141), lower K-drive current (25mA) | Designed for LIN bus, not K-line; requires external level-shifting and reverse-protection for automotive battery interface | Select only if migrating from ISO 9141 to LIN-based diagnostics and accepting reduced bus drive capability |
| MC33290DTBR2 | Wider VS range (5–27V), no thermal shutdown, higher quiescent current (250µA), no integrated LI comparator | Lacks L-line support and temperature protection; requires external comparator for dual-wire wake-up schemes | Prefer when thermal margin is non-critical and L-line functionality is omitted from system architecture |
Compared with TLIN2022DR and MC33290DTBR2, the L9613B013TR uniquely combines ISO 9141 compliance, −24V reverse-battery tolerance, integrated LI comparator, and thermal shutdown-making it the only single-chip solution for legacy K-line diagnostics in harsh automotive environments.
Availability
L9613B013TR is available at Aetrix Electronics and suitable for OBD-II diagnostic interfaces, ECU wake-up signaling, and body control module diagnostics requiring stable component supply across extended automotive temperature ranges and long product lifecycles.
Supply support for L9613B013TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade interface solutions.
The L9613 belongs to ST's automotive interface product line, engineered specifically for ISO 9141-2 K-line physical layer implementation in ECU diagnostic and wake-up subsystems with emphasis on robustness, low-power standby, and battery-reverse tolerance.
FAQ
What is the maximum transient voltage the L9613B013TR can withstand on the VS pin?
The L9613B013TR supports +40V transients on the VS pin for durations up to 400 ms, as specified in Table 3 (Absolute Maximum Ratings). This rating covers common automotive load-dump events per ISO 7637-2 Pulse 5a, enabling direct battery connection without external TVS clamping in most applications.
Does the L9613B013TR require external pull-up resistors on the K-line?
No external K-line pull-up is required for basic operation: the L9613B013TR's K output is push-pull capable and actively drives high/low. However, a 510Ω external pull-up is recommended per ISO 9141-2 specification to ensure proper bus biasing and signal integrity during multi-node arbitration; the IC itself does not integrate this resistor.
How does the L9613B013TR behave during VCC undervoltage (e.g., VCC = 0.3V)?
When VCC drops to ≤0.5V, the L9613B013TR enters standby mode with ISSB ≤100µA. In this state, the K output is forced high-impedance, RX and LO outputs assume defined ON status (low), and TX input is disabled - ensuring bus isolation and preventing false wake-up or contention during system power-down sequences.
Can the LI pin be left unconnected in applications that only use the K-line?
Yes, the LI pin may be left floating. The datasheet specifies defined LO output behavior (ON status) when LI is open, and internal high-impedance design prevents leakage or latch-up. No external pull-up/down is needed, though tying LI to GND disables L-line functionality and forces LO high-impedance if required.
L9613B013TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Transceiver
- Protocol:
- ISO 9141
- Number of Drivers/Receivers:
- 1/1
- Duplex:
- Half
- Receiver Hysteresis:
- 250 mV
- Data Rate:
- -
- Voltage - Supply:
- 3V ~ 7V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
L9613B013TR FAQ
1.How can I place an order for L9613B013TR through Aetrix?
Please submit a Request for Quotation (RFQ) for L9613B013TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L9613B013TR reliable?
The price and inventory of L9613B013TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L9613B013TR is usually 5 days.
3.What payment methods are accepted for L9613B013TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L9613B013TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L9613B013TR?
L9613B013TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L9613B013TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L9613B013TR?
For technical support, including L9613B013TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L9613B013TR requirements.
6.How does Aetrix verify that L9613B013TR is sourced from the original manufacturer or authorized distributors?
All L9613B013TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L9613B013TR meets industry standards.
7.What is the process for return or replacement of L9613B013TR?
All L9613B013TR units undergo pre-shipment inspection (PSI). If there is an issue with L9613B013TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L9613B013TR part is unused and in its original packaging.
Return procedure for L9613B013TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L9613B013TR Tags
-
ATA6561-GAQW-N
Microchip Technology
-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments
-
SP485CN-L/TR
MaxLinear, Inc.
-
SP485EN-L/TR
MaxLinear, Inc.
-
SP485EEN-L/TR
MaxLinear, Inc.
-
SP485ECN-L/TR
MaxLinear, Inc.
-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments
-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
