Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

STMicroelectronics L9654

Part No.:
L9654
Manufacturer:
STMicroelectronics
Category:
Specialized ICs
Package:
48-LQFP
Datasheet:
AetrixL9654.pdf
Description:
IC QUAD SQUIB DRIVER 48LQFP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:2,975

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

L9654 from STMicroelectronics is a quad squib driver and dual satellite sensor interface ASIC for automotive airbag control units (ACUs). It delivers 1.2 A (min.) for ≥2 ms and 1.75 A (min.) for ≥1 ms under load-dump conditions, supports Manchester protocol decoding for two satellite sensors, and integrates independent high-side/low-side MOSFET drivers with SPI-accessible diagnostics.

For engineers reviewing the L9654 datasheet, L9654 pinout, L9654 application, or L9654 equivalent, this device serves as a safety-critical deployment controller requiring precise squib current timing, real-time resistance measurement, fault reporting via SPI registers, and variable-bit-rate satellite communication in ISO 26262-compliant ACU designs.

Technical Context

The L9654 integrates four independent deployment drivers-each with programmable arming logic, pulse-stretch timers, and dual-MOSFET (high-side + low-side) output stages-enabling controlled squib firing under harsh automotive transients (e.g., 35 V load dump). Its diagnostic architecture monitors continuity, short-to-battery, short-to-ground, and open-circuit faults per channel using dedicated SPI-accessible status registers.

Two satellite sensor interfaces implement Manchester decoders with support for both fixed-length "A" and variable-length "B" protocols, configurable bit rates, FIFO buffering, and per-channel current-limit/fault-timer shutdown. All analog outputs (ICH1/ICH2, AOUT, IREF) are referenced to dedicated ground pins (GND1–GND3) to isolate noise between loops.

Key Specifications

Parameter Value and Actual Design Meaning
Squib drive current 1.2 A min. for ≥2 ms; enables reliable pyrotechnic initiation during extended voltage sags.
Peak squib current 1.75 A min. for ≥1 ms under 35 V load-dump; sustains deployment energy during battery surge events.
Satellite interface 2-channel Manchester decoder with variable bit rate detection; supports distributed crash sensing topologies.
SPI interface speed 5.5 MHz max; allows fast register read/write for real-time fault logging and configuration updates.
ESD rating 2 kV HBM on all pins; meets automotive board-level ESD robustness requirements without external protection.
Technology node ST proprietary BCD5s (0.57 μm); integrates high-voltage DMOS drivers with precision analog and digital logic.
Supply voltage range VRES = 6.9 V to 12 V; supports operation across cold-crank (6.9 V) to load-dump (≥35 V) conditions via external regulation.

Pinout & Package

Package: 48-lead LQFP (7 mm × 7 mm, 0.5 mm pitch), RoHS-compliant, with exposed thermal pad (EPAD) connected to GND for enhanced power dissipation in safety-critical deployments.

Pin/Terminal Circuit Role Design Meaning
MISO_A / MISO / MISO_A Arming / Deployment / Satellite SPI data output Three independent SPI MISO lines enable daisy-chained arming, isolated deployment status, and satellite message reporting without bus contention.
CS_A / CS_D / CS_S Chip select inputs Dedicated chip selects isolate arming chain, deployment driver control, and satellite interface-preventing unintended command execution.
SQH1–SQH4 / SQL1–SQL4 High-side and low-side squib driver outputs Four independent high-side (SQHx) and low-side (SQLx) outputs allow flexible wiring (e.g., common-anode or common-cathode squib configurations).
ICH1 / ICH2 Analog current sense outputs Provide buffered, rail-to-rail analog voltage proportional to satellite sensor loop current-used for real-time continuity and fault thresholding.
AOUT Analog diagnostic output Delivers squib resistance measurement result (via internal ADC) as analog voltage-enables external MCU-based validation without SPI overhead.
IREF External reference resistor connection Connects to precision resistor setting current-sense gain for satellite channels; determines trip point accuracy and noise immunity.
GND1–GND3 / GND / GND2 / GND3 Isolated analog/digital/power grounds Separate ground domains prevent coupling between squib drive noise, satellite sensing, and digital logic-critical for ASIL-D signal integrity.

Key Features

Feature Design Value
Independent squib driver diagnosis Per-channel short-to-ground, short-to-battery, and MOSFET health checks reported via dedicated SPI registers-enables pre-deployment self-test compliance.
Resistance measurement Analog AOUT output and SPI-register-read capability provide redundant squib resistance verification-supports ISO 21434 functional safety requirement for open/short detection.
Variable bit-rate Manchester decode Auto-detects and adapts to satellite sensor bit rates without firmware reconfiguration-ensures interoperability across mixed-sensor crash zones (front, side, rear).
Programmable satellite current limits Independent trip thresholds per satellite channel prevent false triggers from transient noise while maintaining sensitivity to actual crash signals.
Loss-of-ground detection Monitors GND pin integrity across all three loop domains (GND1/GND2/GND3); flags loss before deployment-avoids unsafe activation due to ground fault.

Applications

Frontal Crash Detection Side-Impact Sensor Interface

Use Scenario: Detects rapid deceleration in frontal collisions using accelerometers mounted in vehicle firewall and dashboard.

IC Role / Device Role / Timing Role: L9654 acts as central deployment controller-receiving validated crash signals from satellite sensors, performing final squib continuity check, and triggering dual-stage airbag inflation within ≤10 ms.

Use Value: Dual-stage squib drive (1.2 A / 1.75 A) enables staged inflation matching crash severity, reducing injury risk while meeting FMVSS 208 deployment timing constraints.

Use Scenario: Interfaces door-mounted satellite sensors to detect lateral intrusion during side collisions.

IC Role / Device Role / Timing Role: L9654 decodes Manchester-encoded sensor data over twisted-pair harnesses, performs CRC-checked message validation, and initiates curtain airbag deployment upon confirmed impact signature.

Use Value: Variable bit-rate Manchester support ensures compatibility with legacy and next-gen satellite sensors-extending platform reuse across vehicle generations.

Rollover Occupant Protection Seat-Belt Pretensioner Control

Use Scenario: Processes roll-rate and angular acceleration data from roof-mounted inertial sensors to detect vehicle rollover events.

IC Role / Device Role / Timing Role: L9654 receives time-synchronized satellite messages, applies configurable fault-timer shutdown to reject spurious signals, and deploys roll-bar airbags with <1 ms jitter.

Use Value: Independent fault timers per satellite channel eliminate single-point failure modes-meeting ASIL-D diagnostic coverage targets for rollover systems.

Use Scenario: Controls pretensioner squibs in response to seat-belt load and occupant position inputs from integrated cabin sensors.

IC Role / Device Role / Timing Role: L9654 drives pretensioner squibs using same 1.2 A / 1.75 A profiles as airbags, with resistance measurement confirming mechanical integrity before belt retraction.

Use Value: Analog AOUT resistance output enables continuous health monitoring without SPI polling-reducing MCU interrupt load during critical deployment sequences.

Equivalent & Alternatives

The following parts are listed as comparable options for similar squib driver and satellite interface applications.

Alternative Part Technical Difference Application Difference Selection Advice
MC33816 Triple squib driver (not quad); uses SPI-only satellite interface without analog AOUT or ICH outputs. Lacks independent analog current sense per satellite channel-requires external op-amps for loop diagnostics. Select when system uses only three squibs and prioritizes footprint reduction over analog redundancy.
TLE9104 Quad high-side driver only; no integrated satellite interface or Manchester decoder. Requires external MCU or companion IC for satellite sensor processing-increases BOM count and PCB area. Select when satellite sensing is handled separately and only squib drive functionality is needed.

Compared with MC33816 and TLE9104, the L9654 uniquely combines quad squib drive, dual Manchester satellite decoding, and analog diagnostic outputs in one package-reducing system-level complexity and enabling full ASIL-D decomposition without external components.

Availability

L9654 is available at Aetrix Electronics and suitable for automotive airbag control units, rollover protection systems, and seat-belt pretensioner modules requiring stable component supply across long production lifecycles (≥15 years).

Supply support for L9654 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive-grade ICs, power management, and safety-critical microcontrollers-with over 20 years of airbag system component experience.

The L9654 belongs to ST's SPC5 automotive safety ASIC family, designed specifically for ISO 26262 ASIL-D airbag electronic control units-integrating deployment control, sensor interfacing, and diagnostics into a single certified silicon solution.

FAQ

What is the maximum allowable VRES voltage for L9654 satellite interface operation?

The L9654 satellite interface operates with VRES input ranging from 6.9 V to 12 V. Exceeding 12 V on any VRES pin (VRES2, VRES3, VRES4) risks permanent damage, as absolute maximum rating is 13.2 V per the datasheet. The device does not regulate VRES internally-it relies on external buck converter or LDO staging.

How does L9654 perform squib resistance measurement without external ADC?

L9654 integrates an internal 10-bit SAR ADC that digitizes squib resistance via the AOUT pin. When commanded via SPI diagnostic mode, it applies a known test current, measures resulting voltage drop across the squib, and outputs the result as an analog voltage (0–2.5 V) proportional to resistance-enabling MCU-based validation without SPI read latency.

Can L9654 simultaneously deploy multiple squibs with different current profiles?

No-L9654 deploys all four squibs concurrently using the same current profile (1.2 A or 1.75 A) selected via SPI register. It does not support per-channel current programming. However, each squib's continuity, short, and open-circuit status is independently monitored and reported before and after deployment.

What happens if a satellite sensor fails the Manchester CRC check?

Upon CRC failure, L9654 discards the corrupted message, increments the satellite-specific error counter in its SPI status register, and asserts the MSG pin. No deployment action is triggered. The host MCU must poll the error register and initiate recovery (e.g., retransmission request or fallback algorithm) based on system safety policy.

L9654 Specifications

Product attributes
Attribute value
Manufacturer:
STMicroelectronics
Series:
-
Package/Case:
48-LQFP
Packaging:
Tray
Product Status:
Active
Programmable:
Not Verified
Type:
Quad Squib Driver and Dual Sensor Interface ASIC
Applications:
-
Mounting Type:
Surface Mount
Supplier Device Package:
48-LQFP (7x7)
Grade:
-
Qualification:
-

L9654 FAQ

1.How can I place an order for L9654 through Aetrix?

Please submit a Request for Quotation (RFQ) for L9654 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L9654 reliable?

The price and inventory of L9654 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L9654 is usually 5 days.

3.What payment methods are accepted for L9654?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L9654 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L9654?

L9654 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L9654 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L9654?

For technical support, including L9654 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L9654 requirements.

6.How does Aetrix verify that L9654 is sourced from the original manufacturer or authorized distributors?

All L9654 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L9654 meets industry standards.

7.What is the process for return or replacement of L9654?

All L9654 units undergo pre-shipment inspection (PSI). If there is an issue with L9654, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L9654 part is unused and in its original packaging.

Return procedure for L9654:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

L9654 Tags

  • L9654
  • L9654 PDF
  • L9654 Datasheet
  • L9654 Specifications
  • L9654 Images
  • STMicroelectronics
  • STMicroelectronics L9654
  • Buy L9654
  • L9654 Price
  • L9654 Distributor
  • L9654 Supplier
  • L9654 Wholesale
Related Products
CAP200DG-TL
CAP200DG-TL

Power Integrations

ATSHA204A-MAHDA-T
ATSHA204A-MAHDA-T

Microchip Technology

ATSHA204A-SSHDA-T
ATSHA204A-SSHDA-T

Microchip Technology

ATSHA204A-STUCZ-T
ATSHA204A-STUCZ-T

Microchip Technology

ATECC608B-MAHDA-T
ATECC608B-MAHDA-T

Microchip Technology

ATECC608B-MAHCZ-S
ATECC608B-MAHCZ-S

Microchip Technology

ATECC608B-SSHDA-T
ATECC608B-SSHDA-T

Microchip Technology

ATECC608B-MAHDA-S
ATECC608B-MAHDA-S

Microchip Technology

ATECC608A-MAHDA-S
ATECC608A-MAHDA-S

Microchip Technology

ATECC608B-MAVDA-T
ATECC608B-MAVDA-T

Microchip Technology

ATECC608A-SSHDA-T
ATECC608A-SSHDA-T

Microchip Technology

ATECC508A-MAHDA-T
ATECC508A-MAHDA-T

Microchip Technology

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER