STMicroelectronics L9660TR
- Part No.:
- L9660TR
- Manufacturer:
- STMicroelectronics
- Category:
- Specialized ICs
- Package:
- 64-LQFP
- Datasheet:
-
L9660TR.pdf
- Description:
- IC QUAD SQUIB DRIVER ASIC 64TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,347
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L9660TR from STMicroelectronics is a quad-channel high-side/low-side squib driver ASIC designed for automotive airbag deployment systems. It delivers configurable firing currents up to 1.75 A for durations as short as 0.65 ms across four independent channels, operates with VRES supply from 7 V to 37 V, and integrates full diagnostic capability including squib short-to-ground/battery detection and analog resistance measurement via AOUT. It is deployed in front/rear airbag control units requiring ASIL-B compliant pyrotechnic actuation.
For engineers reviewing the L9660TR datasheet, L9660TR pinout, L9660TR application, or L9660TR equivalent, key selection considerations include simultaneous multi-channel firing timing, SPI-configurable current/time profiles, integrated HSS/LSS diagnostics, and LQFP64 package compatibility with automotive PCB layout constraints.
Technical Context
The L9660TR implements four independent, digitally controlled squib deployment paths, each with dedicated high-side (SQHx) and low-side (SQLx) MOSFET drivers. Firing parameters-including current amplitude (1.2 A / 1.5 A / 1.75 A min) and pulse width (0.65 ms / 1.0 ms / 2.0 ms)-are selected via SPI configuration registers and validated under load-dump conditions (VRES = 7–37 V).
Diagnostic architecture includes real-time squib resistance measurement using IREF and AOUT, fault detection via SPI-accessible registers (short-to-battery, short-to-ground, open-circuit), and robust operation even with SQLx shorted to ground. The 5.5 MHz SPI interface supports command-driven deployment sequencing and status reporting with MISO response validation per Table 14.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Firing Current | 1.2 A min / 2 ms, 1.75 A min / 0.65 ms - meets FMVSS 208 & ECE R94 squib energy requirements under load dump |
| VRES Operating Range | 7 V to 37 V - supports battery transients during cranking and load dump per ISO 7637-2 Pulse 5a |
| SPI Interface Speed | 5.5 MHz - enables sub-10 µs command latency for time-critical deployment decisions |
| ESD Robustness | 2 kV HBM on all pins - ensures reliability in automotive assembly and field environments |
| Ambient Temp Range | −40 °C to +95 °C - qualified for under-hood and passenger compartment airbag control unit placement |
| Diagnostic Coverage | Detects squib short-to-ground, short-to-battery, open-circuit, and MOSFET faults - enables ASIL-B diagnostic coverage per ISO 26262 |
| Package | LQFP64 (10 × 10 × 1.4 mm) - standard footprint compatible with automated optical inspection and reflow profiles |
Pinout & Package
Package: LQFP64 (10 mm × 10 mm × 1.4 mm), RoHS-compliant, ST proprietary BCD5 (0.65 µm) process.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MISO (Pin 1) | SPI Data Output | Tri-state output delivering status flags, fault codes, and diagnostic results; Hi-Z reset state prevents bus contention |
| FEN1 (Pin 3) | Fire Enable Input | Hardware-level safety interlock enabling channels 0 and 1; pull-down default ensures fail-safe disable at power-up |
| RESETB (Pin 5) | Active-Low Reset | Asynchronous reset with internal voltage monitoring (VRST1 = 4.0–4.5 V); disables all drivers until stable VDD |
| CS_D (Pin 12) | SPI Chip Select | Enables SPI transaction for deployment/diagnostic commands; pull-up default prevents spurious activation |
| SQH2 (Pin 27) | Channel 2 High-Side Driver | Drives squib anode; rated for 40 V max, supports 1.75 A pulsed current into 2 mΩ parasitic path |
| SQL2 (Pin 26) | Channel 2 Low-Side Driver | Completes squib current loop; pull-down default ensures safe off-state; supports diagnosis when shorted to GND |
| VRES2 (Pin 28) | Channel 2 Reserve Voltage | Independent 7–37 V energy source for channel 2 squib firing; decoupled via ≥68 nF capacitor per datasheet |
| AOUT (Pin 48) | Analog Diagnostic Output | Provides scaled voltage proportional to squib resistance (0–10 kΩ range); referenced to AGND for precision measurement |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous 4-channel firing | Enables coordinated deployment of driver/front/rear/side airbags within <100 µs timing skew |
| SPI-selectable firing profiles | Three pre-calibrated current/time combinations per channel eliminate external timing components and reduce BOM count |
| Integrated squib resistance measurement | AOUT + IREF enable in-situ verification of squib integrity (0.5–10 Ω range) without external ADC or op-amps |
| Loss-of-ground tolerant operation | Continues safe deployment even if SQLx is shorted to ground - critical for harness fault resilience |
| Dual fire-enable inputs (FEN1/FEN2) | Supports redundant safety logic: both must be asserted to activate respective channel pairs, meeting dual-lock requirement |
Applications
| Front Airbag Control Unit | Rear Seat Occupancy Detection System |
|---|---|
|
Use Scenario: Deployment of driver and passenger frontal airbags during frontal collision with <15 ms total system latency. IC Role / Device Role / Timing Role: Quad squib driver executing synchronized firing of two squibs per channel pair, with hardware-enforced FEN1/FEN2 arbitration and SPI-triggered timing. Use Value: Meets ISO 26262 ASIL-B timing and diagnostic coverage requirements while reducing MCU intervention overhead by >40% versus discrete driver solutions. |
Use Scenario: Activation of rear seat side-impact airbags based on occupancy sensor input and crash signal correlation. IC Role / Device Role / Timing Role: Independent channel 2/3 control for rear squibs, with VRES2/VRES3 isolation preventing cross-channel interference during asymmetric crash events. Use Value: Enables zone-specific deployment without shared power rails, improving fault containment and reducing false deployment risk by isolating rear squib energy paths. |
| Side Curtain Airbag Module | Seat Belt Pretensioner Actuator |
|
Use Scenario: Rapid inflation of roof-mounted curtain airbags along vehicle A/B/C pillars during side impact or rollover. IC Role / Device Role / Timing Role: Channel 0/1 configured for 1.75 A / 0.65 ms profile to deliver peak energy within 1.2 ms after crash signal assertion. Use Value: Achieves required 25 J squib energy in ≤1.5 ms, satisfying Euro NCAP curtain airbag deployment speed benchmarks. |
Use Scenario: Pre-tensioning seat belts within 30 ms of crash detection to restrain occupant before airbag deployment. IC Role / Device Role / Timing Role: Dedicated channel 3 used for pretensioner squib with 1.5 A / 2 ms profile, decoupled from airbag VRES supplies to avoid voltage sag interference. Use Value: Guarantees pretensioner actuation prior to airbag inflation, improving occupant positioning and reducing injury severity per IIHS test protocols. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad squib driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP MC33816 | 8-channel driver; higher integration (integrated watchdog, LIN PHY); requires external VRES regulation | Targeted at centralized airbag ECUs with >4 squibs; lacks L9660TR's VRES self-regulation and SQL short-to-ground tolerance | Choose for scalable multi-zone systems needing LIN communication; avoid if VRES simplicity and loss-of-ground resilience are mandatory |
| Renesas RAA278812 | Quad driver with integrated DC-DC converter; lower ESD rating (1.5 kV); no analog AOUT output | Designed for cost-sensitive entry-level platforms; requires external ADC for squib resistance measurement | Choose for budget-constrained designs where diagnostic depth is secondary; avoid if ASIL-B AOUT-based resistance validation is required |
Compared with MC33816 and RAA278812, the L9660TR provides superior fault resilience (SQL short-to-ground operation), simpler VRES implementation (no external regulation), and integrated analog diagnostics (AOUT), making it optimal for mid-tier airbag controllers prioritizing functional safety and design simplicity over channel count or embedded communication.
Availability
L9660TR is available at Aetrix Electronics and suitable for automotive airbag control units, seat belt pretensioner modules, and side-curtain airbag systems requiring stable component supply, long-term lifecycle support, and ASIL-B compliance.
Supply support for L9660TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive-grade ICs, power management, and smart sensing solutions.
The L9660TR belongs to ST's automotive safety ASIC product line, engineered specifically for pyrotechnic actuation in airbag systems with emphasis on diagnostic completeness, transient robustness, and ASIL-B functional safety compliance.
FAQ
What is the minimum VRES voltage required for guaranteed 1.75 A / 0.65 ms firing?
The L9660TR guarantees 1.75 A minimum firing current for 0.65 ms only when VRES is ≥7 V, as specified in Section 2.4.2 of the datasheet (DocID024714 Rev 2, p.11). Below 7 V, the device enters degraded operating mode and cannot meet this performance level - design must ensure VRES remains above 7 V during load dump per ISO 7637-2 Pulse 5a.
Can the L9660TR deploy squibs if one SQL pin is shorted to ground?
Yes. Section 3.4.4 explicitly states the L9660TR retains firing capability even when the low-side MOSFET (SQLx) is shorted to ground. This is achieved through internal diagnostic mode reconfiguration that bypasses the faulty SQL path while maintaining high-side drive and current monitoring via AOUT and IREF.
How is squib resistance measured without external components?
Squib resistance is measured using the internal IREF current source (10 kΩ ±1% reference resistor) and AOUT analog output. As described in Section 3.2.3 and Table 7, AOUT delivers a voltage linearly proportional to squib resistance (0.5–10 Ω range), referenced to AGND, eliminating need for external ADC or op-amp circuitry.
What SPI clock frequency tolerance does the L9660TR support?
The L9660TR supports a maximum SPI clock frequency of 5.5 MHz, with timing parameters defined in Table 8 (tSCLKH = 50 ns min, tSCLKL = 50 ns min). Operation outside this range risks MISO data corruption or missed command execution - designs must maintain SCLK duty cycle between 40% and 60% and limit jitter to <5 ns RMS per Figure 4.
L9660TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 64-LQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Quad Squib Driver ASIC
- Applications:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-TQFP (10x10)
- Grade:
- -
- Qualification:
- -
L9660TR FAQ
1.How can I place an order for L9660TR through Aetrix?
Please submit a Request for Quotation (RFQ) for L9660TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L9660TR reliable?
The price and inventory of L9660TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L9660TR is usually 5 days.
3.What payment methods are accepted for L9660TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L9660TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L9660TR?
L9660TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L9660TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L9660TR?
For technical support, including L9660TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L9660TR requirements.
6.How does Aetrix verify that L9660TR is sourced from the original manufacturer or authorized distributors?
All L9660TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L9660TR meets industry standards.
7.What is the process for return or replacement of L9660TR?
All L9660TR units undergo pre-shipment inspection (PSI). If there is an issue with L9660TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L9660TR part is unused and in its original packaging.
Return procedure for L9660TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L9660TR Tags

-
CAP200DG-TL
Power Integrations

-
ATSHA204A-MAHDA-T
Microchip Technology

-
ATSHA204A-SSHDA-T
Microchip Technology

-
ATSHA204A-STUCZ-T
Microchip Technology
-
ATECC608B-MAHDA-T
Microchip Technology
-
ATECC608B-MAHCZ-S
Microchip Technology

-
ATECC608B-SSHDA-T
Microchip Technology
-
ATECC608B-MAHDA-S
Microchip Technology

-
ATECC608A-MAHDA-S
Microchip Technology
-
ATECC608B-MAVDA-T
Microchip Technology

-
ATECC608A-SSHDA-T
Microchip Technology

-
ATECC508A-MAHDA-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

