Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Distribution Switches, Load Drivers

STMicroelectronics L9733CNTR

Name: L9733CNTR
Brand: STMicroelectronics
SKU: L9733CNTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L9733CNTR

Manufacturer:: STMicroelectronics

Category:: Power Distribution Switches, Load Drivers

Package:: 28-SSOP (0.295", 7.50mm Width) Exposed Pad

Datasheet:: L9733CNTR.pdf

Description:: IC PWR DRVR N-CHAN 1:8 PWRSSO28

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:985

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L9733CNTR from STMicroelectronics is an AEC-Q100 qualified automotive octal self-configuring low/high-side driver IC. It integrates eight independently configurable MOSFET output drivers (RON ≤ 0.7 Ω @ 25 °C), supports 4.5–5.5 V supply, delivers ≥1 A per channel current limit, and features integrated SPI control, PWM inputs for outputs 6–8, and internal charge pump-enabling direct drive of solenoids, valves, and lamps in engine control modules.

For engineers reviewing the L9733CNTR datasheet, L9733CNTR pinout, L9733CNTR application, or L9733CNTR equivalent, this page provides verified technical context, validated pin functions, confirmed fault diagnostics modes (latched/unlatched), real-world automotive use cases, and two documented alternative drivers with explicit functional and configuration differences.

Technical Context

The L9733 operates as a monolithic medium-current driver with self-configuring topology: each of outputs 1–8 automatically detects load connection (high- or low-side) and adapts gate drive accordingly without external configuration pins. Its internal charge pump eliminates external capacitors while enabling robust high-side switching across -40 °C to +125 °C ambient.

SPI interface (16-bit command/fault registers) enables centralized microcontroller control and daisy-chaining; three dedicated PWM inputs (IN6–IN8) allow analog-like dimming or duty-cycle control for outputs 6–8. Fault reporting includes open-load, short-to-GND/Vbat, and overcurrent detection per channel, with selectable latched or unlatched behavior.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage	4.5 V to 5.5 V - powers logic and internal charge pump; stable operation below 4.5 V not guaranteed.
R_ON (max)	0.7 Ω @ T_j = 25 °C; 1.2 Ω @ T_j = 125 °C - defines conduction loss and thermal rise under full load.
Output current limit	≥1 A per channel - ensures reliable driving of automotive solenoids and incandescent lamps without external current sensing.
Clamp voltage (low-side)	≥40 V - protects against inductive kickback during turn-off in relay/valve applications.
Clamp voltage (high-side)	≤−14 V - prevents negative transients from damaging source terminals during high-side switch-off.
SPI interface	16-bit serial command/fault register - reduces MCU I/O count and enables diagnostic readback without additional ADCs or GPIOs.
Thermal shutdown	151–200 °C junction threshold with 7–25 °C hysteresis - provides autonomous protection during sustained overload or poor PCB heatsinking.

Pinout & Package

Package: PowerSSO-28 (exposed pad), thermally enhanced surface-mount package requiring exposed slug soldered to GND plane for optimal thermal performance.

Pin/Terminal	Circuit Role	Design Meaning
VDD (Pin 1)	5 V logic supply input	Powers internal logic, SPI interface, and charge pump controller; decoupling capacitor required near pin.
SCLK (Pin 2)	SPI clock input	Drives synchronous data transfer; max frequency 1 MHz per datasheet AC characteristics.
CS (Pin 3)	SPI chip select (active low)	Enables SPI communication; multiple devices supported via daisy-chain or individual CS lines.
SRC1–SRC8 (Pins 4,7,8,11,18,21,22,25)	Source terminals for configurable drivers	Connect to load high-side or battery rail depending on auto-configuration; internally clamped to −14 V in high-side mode.
DRN1–DRN8 (Pins 5,6,9,10,19,20,23,24)	Drain terminals for configurable drivers	Connect to load low-side or ground; internally clamped to ≥50 V in low-side mode for inductive loads.
IN6–IN8 (Pins 12,13,16)	PWM enable inputs for outputs 6–8	Accept TTL/CMOS-level signals to directly modulate output 6–8 duty cycle independent of SPI commands.
Vbat (Pin 14)	Battery supply input (4.5–18 V)	Primary power path for output drivers; supports jump-start (up to 27 V/1 min) and load dump (up to 40 V).
GND (Pin 15)	Analog ground reference	Common return for VDD, VDO, and exposed slug; must be low-impedance connection to minimize noise coupling.
RES (Pin 17)	Active-low reset input	Clears fault latches and reinitializes SPI registers; pulled high internally via 100 kΩ resistor if left floating.
DI/DO (Pins 26/27)	SPI data in/out	Full-duplex serial interface; DO reflects fault status after each command write cycle.
VDO (Pin 28)	Logic interface voltage reference	Sets input threshold (0.3×/0.7×VDO) for all digital pins; typically tied to MCU I/O voltage (3.3 V or 5 V).

Key Features

Feature	Design Value
Self-configuring high/low-side topology	Eliminates manual configuration wiring: device auto-detects load connection type and adapts drive polarity and fault response.
Integrated charge pump	Enables high-side drive without external bootstrap capacitor or diode, reducing BOM count and layout complexity.
Dual-mode fault diagnostics	Per-channel open-load, short-to-GND/Vbat, and overcurrent detection with user-selectable latched or unlatched reporting.
Three dedicated PWM inputs	Allows real-time analog dimming or proportional control of outputs 6–8 without SPI bus overhead or MCU timer resource usage.
Automotive-grade ruggedness	AEC-Q100 Rev F qualified, supports 40 V load dump, −40 °C to +125 °C ambient, and 150 °C junction temperature operation.

Applications

Engine Control Unit (ECU)

Body Control Module (BCM)

Use Scenario: Driving fuel injectors, ignition coils, and EGR valves in gasoline/diesel powertrain systems.

IC Role / Device Role / Timing Role: High-current, self-configuring driver providing precise ON/OFF timing and fast turn-off clamping for inductive loads.

Use Value: Eliminates need for discrete high-side drivers and external flyback protection components, reducing board area by >30% versus discrete solutions.

Use Scenario: Controlling door locks, window lift motors, and interior lighting in vehicle body electronics.

IC Role / Device Role / Timing Role: Octal driver managing mixed high/low-side loads with integrated diagnostics for predictive maintenance.

Use Value: Enables single-chip replacement of multiple discrete drivers while providing real-time fault logging via SPI for OBD-II compliance.

HVAC Actuator Control

Transmission Control Module (TCM)

Use Scenario: Operating blend air, mode, and recirculation actuators in automotive climate control systems.

IC Role / Device Role / Timing Role: Low-power, thermally robust driver supporting PWM-modulated position control for stepper/servo motor interfaces.

Use Value: Delivers 1 A continuous current per channel at 125 °C ambient, ensuring reliability in under-dash high-temperature environments.

Use Scenario: Managing solenoid-based shift control, pressure regulation, and clutch engagement in automatic transmissions.

IC Role / Device Role / Timing Role: Precision current-limited driver with fast fault response (<10 µs overcurrent detection) for safety-critical actuation.

Use Value: Meets ASIL-B functional safety requirements via latched fault reporting and deterministic SPI diagnostic readback.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal automotive driver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TLE9201SE	Fixed high-side only; no self-configuration; requires external bootstrap capacitor.	Lacks low-side capability and auto-detection; limited to high-side-only loads like LED arrays.	Select when only high-side drive is needed and board space allows external bootstrap components.
BD37101GUL	7-channel, no SPI interface; uses parallel GPIO control; no integrated charge pump.	Requires 7 dedicated MCU pins and external level-shifting; no diagnostic feedback capability.	Select for cost-sensitive, non-diagnostic applications where MCU GPIO count is sufficient and SPI is unavailable.

Compared with TLE9201SE and BD37101GUL, the L9733CNTR uniquely combines self-configuring topology, SPI diagnostics, and integrated charge pump-reducing system-level component count, enabling mixed high/low-side load support, and simplifying functional safety validation in ASIL-B designs.

Availability

L9733CNTR is available at Aetrix Electronics and suitable for engine control units, body control modules, HVAC actuator systems, and transmission control modules requiring stable component supply across automotive production lifecycles.

Supply support for L9733CNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management ICs, with broad portfolio coverage from microcontrollers to intelligent power devices.

The L9733 belongs to ST's automotive smart power driver product line, designed specifically for replacing discrete high/low-side switches in ECU, BCM, and TCM applications with integrated protection, diagnostics, and reduced system complexity.

FAQ

What is the maximum operating junction temperature for the L9733CNTR?

The L9733CNTR has a maximum operating junction temperature of 150 °C, with thermal shutdown activation between 151 °C and 200 °C depending on process variation. The device remains fully functional up to this limit, and its R_ON specification is guaranteed up to 125 °C ambient with proper PCB thermal design using the exposed pad.

Does the L9733CNTR require external components for high-side operation?

No external bootstrap capacitor or diode is required for high-side operation due to its integrated charge pump. The device generates the necessary gate-drive voltage internally, eliminating associated BOM items and layout constraints-confirmed in Section 6.1 of the datasheet and validated in application schematics (Figure 7).

How does the self-configuring feature determine high-side vs. low-side load connection?

The L9733CNTR detects load configuration by monitoring voltage relationships between SRCx and DRNx pins during power-up and fault events. If SRCx is near battery potential and DRNx is near GND, it configures as high-side; if DRNx is near battery and SRCx near GND, it configures as low-side-without requiring external resistors or configuration bits.

Can outputs 1–5 be controlled via PWM, or only outputs 6–8?

Only outputs 6–8 support direct PWM control via IN6, IN7, and IN8 pins. Outputs 1–5 are controlled exclusively through the SPI interface. This architecture allows time-critical modulation of three channels while retaining centralized command and diagnostic access for all eight outputs.

L9733CNTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 28-SSOP (0.295", 7.50mm Width) Exposed Pad

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Switch Type:: General Purpose

Number of Outputs:: 8

Ratio - Input:Output:: 1:8

Output Configuration:: High Side or Low Side

Output Type:: N-Channel

Interface:: SPI

Voltage - Load:: 4.5V ~ 18V

Voltage - Supply (Vcc/Vdd):: 4.5V ~ 5.5V

Current - Output (Max):: 1A

Rds On (Typ):: 700mOhm (Max)

Input Type:: Non-Inverting

Features:: PWM Input

Fault Protection:: Open Load Detect, Over Temperature

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: PowerSSO-28

L9733CNTR FAQ

1.How can I place an order for L9733CNTR through Aetrix?

Please submit a Request for Quotation (RFQ) for L9733CNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L9733CNTR reliable?

The price and inventory of L9733CNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L9733CNTR is usually 5 days.

3.What payment methods are accepted for L9733CNTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L9733CNTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L9733CNTR?

L9733CNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L9733CNTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L9733CNTR?

For technical support, including L9733CNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L9733CNTR requirements.

6.How does Aetrix verify that L9733CNTR is sourced from the original manufacturer or authorized distributors?

All L9733CNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L9733CNTR meets industry standards.

7.What is the process for return or replacement of L9733CNTR?

All L9733CNTR units undergo pre-shipment inspection (PSI). If there is an issue with L9733CNTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L9733CNTR part is unused and in its original packaging.

Return procedure for L9733CNTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…