My Inquiry
My Account
STMicroelectronics L9800-TR
- Part No.:
- L9800-TR
- Manufacturer:
- STMicroelectronics
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
L9800-TR.pdf
- Description:
- 8 CHANN LOW SIDE DRIVER
- Quantity:
- Payment:
- Shipping:
Inventory:1,694
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L9800-TR from STMicroelectronics is an AEC-Q100 qualified, ISO 26262 ASIL-B ready 8-channel automotive low-side power switch in TFQFN24 (4×4×0.9 mm) package. It delivers RDS(ON) = 1.7 Ω max at TJ = 150 °C, supports VBATT from 3 V to 28 V, and provides integrated open-load, overcurrent, and overtemperature diagnostics for resistive, inductive, and capacitive loads-used in LED lighting, relay control, and motor driving in 12 V vehicle systems.
For engineers reviewing the L9800-TR datasheet, L9800-TR pinout, L9800-TR application, or L9800-TR equivalent, key selection criteria include cranking capability down to 3 V, dual parallel input mapping (IN0/IN1), SPI daisy-chain support, limp-home mode activation via IDLE+IN pins, and integrated short-to-GND detection without external components.
Technical Context
The L9800-TR integrates eight N-channel Smart Power MOSFETs with independent thermal shutdown and channel-specific overload protection. Each output features gate-kill slew-rate control upon IL(OVL0) = 3 A detection, enabling fast fault isolation while maintaining system-level fail-safe behavior.
Its dual-mode control architecture supports simultaneous SPI register programming and direct parallel input actuation: IN0/IN1 default to OUT2/OUT3 but are remappable via MAP_IN0/MAP_IN1 registers; IDLE pin enables limp-home mode (outputs active without VDDIO) or sleep mode (ultra-low IQ) depending on IN pin states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VBATT Range | 3 V to 28 V - enables operation during cold-cranking (3 V) and load-dump transients (up to 42 V clamped) |
| VDDIO Range | 3 V to 5.5 V - compatible with 3.3 V and 5 V MCUs; disables SPI if below 3 V |
| RDS(ON) Max | 1.7 Ω at TJ = 150 °C - ensures ≤1.2 W conduction loss per channel at 330 mA nominal load |
| IL(OVL0) | 3 A - programmable overload threshold triggering fast gate-kill shutdown to protect MOSFET and load |
| fSCLK Max | 8 MHz - supports high-speed SPI daisy-chaining of multiple L9800 devices with minimal MCU GPIO usage |
| VDS(CL) | 42 V - clamps inductive kickback and load-dump surges without external TVS |
| Diagnostic Coverage | Open-load (off-state), short-to-GND (off-state), overcurrent (on-state), overtemperature (per-channel) - all reported via SPI status registers |
Pinout & Package
Package: TFQFN24 (4 mm × 4 mm × 0.9 mm, wettable flanks, exposed thermal pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT0D–OUT7D | Power drain outputs | Eight independent low-side switch drains; each drives load between OUTx and GND |
| OUT07S, OUT12S, OUT34S, OUT56S | Shared source terminals | Grouped source connections reduce PCB routing complexity and improve thermal sharing across adjacent channels |
| IN0, IN1 | Parallel command inputs | Direct hardware control of mapped outputs (default: OUT2/OUT3); functional even when VDDIO is absent |
| IDLE | Mode select input | Low state enables limp-home (IN-driven outputs) or sleep (ultra-low IQ); requires tIDLEFLT_max setup time |
| NRES | Reset input (active-low) | Asynchronous reset disabling all outputs and clearing registers; enabled via CFG_0.NRES_EN bit |
| DIS | Global disable input | Hardware kill switch for all channels; pull-up default ensures safe-off state on open pin |
| SI, SO, CLK, NCS | SPI interface signals | 16-bit frame protocol with parity, frame counter, and address feedback for robust daisy-chain communication |
| VBATT, VDDIO, GND | Power supplies | VBATT powers analog/driver stages; VDDIO powers digital logic/buffers - undervoltage detection on both |
Key Features
| Feature | Design Value |
|---|---|
| Craking-down to 3 V VBATT | Maintains full functionality including limp-home mode and IN-pin control during engine start, eliminating need for external boost circuitry |
| Bulb Inrush Mode (BIM) | Configurable soft-start for 2 W lamps reduces peak inrush current and prevents false overcurrent trips |
| Dual internal PWM generators | Offloads MCU timing tasks; independently configurable for LED dimming or motor speed control without SPI polling |
| Reverse battery protection | Integrated on-chip protection on VBATT pin eliminates requirement for external series diode or MOSFET |
| Short-to-GND diagnosis | Distinguishes open-load from short-to-GND in off-state using dual current-source test sequence - no external sense resistor needed |
Applications
| Automotive LED Headlamp Control | Engine Bay Relay Management |
|---|---|
|
Use Scenario: Driving high-brightness LED arrays in adaptive front-lighting systems (AFS) with dynamic dimming and fault reporting. IC Role / Device Role / Timing Role: Low-side driver with BIM-enabled soft-start and PWM-controlled current regulation per channel. Use Value: Eliminates external current-sense amplifiers and discrete PWM controllers; diagnostic data enables real-time LED health monitoring via SPI. |
Use Scenario: Controlling fuel pump, radiator fan, and HVAC relays in under-hood ECU modules subject to wide temperature and voltage variation. IC Role / Device Role / Timing Role: Robust low-side switch with cranking support, thermal shutdown, and open-load detection for relay coil supervision. Use Value: Ensures relay actuation at 3 V battery voltage; detects coil open-circuit before engine start, preventing failed ignition sequences. |
| Body Control Module (BCM) Load Distribution | Industrial 24 V DC Power Distribution |
|
Use Scenario: Centralized switching of door locks, window motors, and interior lighting in modern BCMs with CAN/FlexRay communication. IC Role / Device Role / Timing Role: SPI-configurable 8-channel driver with daisy-chain capability and limp-home fallback for critical functions (e.g., hazard lights). Use Value: Reduces MCU GPIO count by 8+ pins per device; limp-home mode maintains hazard light operation during VDDIO failure or software crash. |
Use Scenario: Modular I/O terminal block for factory automation PLCs requiring certified diagnostics and high-voltage transient resilience. IC Role / Device Role / Timing Role: Industrial-grade low-side switch with 42 V clamp, -40 °C to 125 °C ambient rating, and ESD-hardened I/O pins. Use Value: Replaces discrete MOSFET + driver + protection IC solutions; meets IEC 61000-4-2/4-4/4-5 immunity requirements out-of-box. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-channel low-side driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS4H160-Q1 | Higher RDS(ON) (2.4 Ω), no built-in PWM generators, single 32-bit SPI frame (no daisy-chain) | Lacks BIM and limp-home; requires external PWM controller for LED dimming | Preferred where cost sensitivity outweighs diagnostic depth and autonomous PWM capability |
| VNQ7E100AJTR | Lower channel count (4 ch), higher IL(OVL) (5 A), no IN0/IN1 parallel control or IDLE pin | No hardware fallback mode; relies entirely on SPI for configuration and fault recovery | Selected when compact 4-channel integration suffices and limp-home is not required |
Compared with TPS4H160-Q1 and VNQ7E100AJTR, the L9800-TR uniquely combines cranking-down to 3 V, dual PWM engines, and true hardware limp-home - making it optimal for safety-critical automotive lighting and relay control where MCU independence and transient resilience are mandatory.
Availability
L9800-TR is available at Aetrix Electronics and suitable for automotive lighting control, body electronics module design, and industrial 24 V power distribution requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 compliance.
Supply support for L9800-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with strong focus on functional safety and reliability.
The L9800 belongs to ST's Smart Power family of high-side and low-side drivers engineered specifically for ASIL-B automotive systems - emphasizing diagnostic completeness, cranking resilience, and hardware-based fail-safe operation.
FAQ
Does L9800-TR support daisy-chaining with other L9800 devices?
Yes, the L9800-TR supports unlimited daisy-chaining via its 16-bit SPI interface using shared SI/SO/CLK/NCS lines. Each device echoes its 16-bit frame to the next, enabling control and diagnosis of multiple units with only four MCU pins - no frame-length limitation or external logic required.
How does limp-home mode function without VDDIO supply?
Limp-home mode activates when IDLE = low and either IN0 or IN1 = high, enabling direct drive of their mapped outputs (default OUT2/OUT3) using VBATT-supplied gate drivers - independent of VDDIO presence. This ensures critical loads remain operable during MCU power loss or firmware hang.
What protection features operate during cranking (VBATT = 3 V)?
At VBATT = 3 V, the L9800-TR maintains full limp-home functionality, IN0/IN1 control, thermal shutdown, and overcurrent detection. SPI communication is disabled (VDDIO undervoltage), but all safety-critical protections - including channel-specific gate-kill and open-load diagnosis - remain fully active.
Can L9800-TR drive inductive loads like solenoids without external flyback diodes?
Yes - the L9800-TR integrates 42 V VDS(CL) clamping across all outputs, allowing safe energy recirculation during inductive turn-off. External flyback diodes are unnecessary for standard 12 V solenoids; clamping operates automatically without configuration or timing constraints.
L9800-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 24-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 8
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- Low Side
- Output Type:
- N-Channel
- Interface:
- SPI
- Voltage - Load:
- -
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 28V
- Current - Output (Max):
- 330mA
- Rds On (Typ):
- 1.7Ohm
- Input Type:
- Non-Inverting
- Features:
- -
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, Short Circuit
- Operating Temperature:
- -
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 24-TFQFN (4x4)
L9800-TR FAQ
1.How can I place an order for L9800-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for L9800-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L9800-TR reliable?
The price and inventory of L9800-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L9800-TR is usually 5 days.
3.What payment methods are accepted for L9800-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L9800-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L9800-TR?
L9800-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L9800-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L9800-TR?
For technical support, including L9800-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L9800-TR requirements.
6.How does Aetrix verify that L9800-TR is sourced from the original manufacturer or authorized distributors?
All L9800-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L9800-TR meets industry standards.
7.What is the process for return or replacement of L9800-TR?
All L9800-TR units undergo pre-shipment inspection (PSI). If there is an issue with L9800-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L9800-TR part is unused and in its original packaging.
Return procedure for L9800-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L9800-TR Tags
-
TPS22919DCKR
Texas Instruments
-
MIC2091-1YM5-TR
Microchip Technology
-
MIC2090-1YM5-TR
Microchip Technology
-
TPS22995RZFR
Texas Instruments
-
TPS22975DSGR
Texas Instruments
-
SIP32510DT-T1-GE3
Vishay Siliconix
-
ULN2003D1013TR
STMicroelectronics
-
MIC2005A-1YM5-TR
Microchip Technology
-
MIC2005A-1YM6-TR
Microchip Technology
-
TPS22916BYFPR
Texas Instruments
-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
