My Inquiry
My Account
STMicroelectronics L99BM114-TR
- Part No.:
- L99BM114-TR
- Manufacturer:
- STMicroelectronics
- Category:
- Battery Management
- Package:
- 64-TQFP Exposed Pad
- Datasheet:
-
L99BM114-TR.pdf
- Description:
- AUTOMOTIVE CHIP FOR BATTERY MANA
- Quantity:
- Payment:
- Shipping:
Inventory:800
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L99BM114-TR from STMicroelectronics is a high-accuracy, 4–14 series Li-ion battery monitoring and balancing IC with integrated 16-bit per-cell voltage ADC (<2 mV error), 18-bit coulomb-counting current measurement, passive balancing up to 200 mA, 9 GPIOs (7 configurable as NTC analog inputs), and dual isolated SPI/standard SPI interfaces. It targets industrial-grade battery packs in 48 V+ systems requiring functional safety, daisy-chain scalability (up to 31 devices), and redundant fault reporting via FAULT pin and SPI Global Status Word.
For engineers reviewing the L99BM114-TR datasheet, L99BM114-TR pinout, L99BM114-TR application, or L99BM114-TR equivalent, key selection criteria include cell count support (4–14), ±2 mV voltage accuracy, 64-pin TQFP exposed-pad package, isolated communication capability (2.66 Mbps), and integrated diagnostics for ASIL-B–ready BMS designs.
Technical Context
The L99BM114-TR implements synchronized sampling of cell voltages and stack current using independent 16-bit ADCs per channel and an 18-bit delta-sigma current ADC with hardware coulomb counter. Its architecture supports vertical daisy-chaining via transformer/capacitive isolation (ISOHp/ISOHm/ISOLp/ISOLm), enabling scalable multi-pack monitoring without signal integrity degradation.
Fault detection is implemented through triple-redundant stack OV/UV monitors, hardware self-check (HWSC) of ADCs and comparators, open-wire and short-circuit detection on cell terminals and balancing paths, and CRC-protected SPI communication. Safety-critical alerts propagate via dedicated FAULTL/FAULTH lines and validated GSW register bits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Cell Count Range | 4 to 14 series-connected Li-ion cells - enables direct use in 48 V (13S), 52 V (14S), and higher battery stacks without external multiplexing. |
| Voltage Accuracy | < ±2 mV per cell - ensures precise SOC/SOH estimation under thermal drift and aging, critical for industrial energy storage lifetime prediction. |
| Current Measurement | 18-bit delta-sigma ADC with coulomb counter - delivers sub-0.1% current integration error over time, supporting accurate charge tracking across sleep/wake cycles. |
| Operating Voltage | 9.6 V to 64 V VBAT - covers full operational range of 13S–14S Li-ion packs (52–57.4 V nominal) plus transient tolerance up to 70 V per VDA320 E48-02. |
| Communication | 2.66 Mbps isolated serial or 5 MHz standard SPI - provides noise-immune daisy-chain scalability and low-latency host interface for real-time BMS control loops. |
| Passive Balancing | Internal path: 200 mA max; external drive support via EXTDRV - allows programmable per-cell balancing duration and automatic termination via internal timer interrupt. |
| Temperature Sensing | Up to 7 NTC channels via GPIOs with VTREF buffered reference - enables distributed pack thermal profiling with <±0.5°C accuracy at 25°C using standard 10 kΩ NTCs. |
| Safety Compliance | ASIL-B ready with HWSC, triple OV/UV monitors, FAULT line + GSW redundancy, and thermal shutdown at 175–200°C - meets ISO 26262 and IEC 61508 requirements for industrial UPS and backup systems. |
Pinout & Package
64-pin TQFP (10 mm × 10 mm, 0.5 mm pitch) with exposed thermal pad (EP). Package supports high-power dissipation in battery pack environments and enables robust PCB-level thermal management via soldered EP connection to internal ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| C0–C14 | Cell voltage sensing inputs | C0 = bottom cell negative; C1–C14 = positive terminals of cells 1–14 - enable direct busbar-compatible connection without voltage divider loading errors. |
| S1–S14, B2_1, B4_3, B6_5, B8_7, B10_9, B12_11, B14_13 | Cell balancing control outputs | Sx drives internal balancing FET; Bx_y are shared balancing nodes - support both internal 200 mA discharge and external NMOS driver control via EXTDRV. |
| GPIO1–GPIO9 | Configurable I/O terminals | GPIO1/2 = FAULTH/FAULTL; GPIO3–7 = NTC analog inputs; GPIO8/9 = SPI SCK/SDO - provide flexible pack-level monitoring and fail-safe signaling. |
| ISOHp/ISOHm/ISOLp/ISOLm | Isolated serial interface | Differential high-side (ISOHp/m) and low-side (ISOLp/m) ports - enable galvanically isolated daisy-chain communication up to 31 devices with EMI resilience. |
| VCOM/VANA/VTREF/VREG | Regulated power supplies | VCOM (5 V/25 mA), VANA (3.3 V), VTREF (5 V/10 mA), VREG (6.5 V) - decouple analog, digital, and communication domains to prevent noise coupling into precision measurements. |
Key Features
| Feature | Design Value |
|---|---|
| Redundant fault notification | Dual-path alerting via dedicated FAULT line and SPI Global Status Word - ensures failure visibility even if one communication path fails, satisfying ASIL-B diagnostic coverage requirements. |
| Busbar-compatible cell sensing | No alteration of cell voltage results when connected directly to busbars - eliminates need for external Kelvin sense traces, reducing PCB complexity and improving long-term reliability in vibration-prone applications. |
| Self-validating diagnostics | Hardware Self-Check (HWSC) verifies ADC/comparator functionality at startup and runtime - detects latent faults before they impact BMS decision-making, reducing false positives in safety-critical shutdowns. |
| Programmable silent balancing | Low-power balancing mode with automatic timer-based termination - extends battery standby life while maintaining cell voltage uniformity without host processor intervention. |
| Embedded NVM for calibration | On-chip non-volatile memory stores user-defined parameters (e.g., NTC curves, balancing thresholds) - eliminates external EEPROM and enables field-updatable BMS configurations without hardware change. |
| Thermal shutdown with hysteresis | 175–200°C trip point with 5–15°C hysteresis - prevents thermal runaway during overtemperature events while avoiding oscillatory shutdown/restart in marginally hot environments. |
Applications
| 48 V Industrial Battery Packs | Backup Energy Storage Systems |
|---|---|
Use Scenario: Monitoring and balancing 13S–14S Li-ion modules in factory automation AGVs and material handling robots operating continuously at ambient temperatures up to 105°C. IC Role / Device Role / Timing Role: Primary cell voltage/current monitor and balancing controller; synchronizes measurements across all 14 cells every 100 ms for real-time SOC calculation. Use Value: Enables >98% usable capacity retention after 500 cycles by maintaining ≤15 mV inter-cell voltage deviation during charge/discharge, extending pack service life by 2.3× vs. unbalanced operation. | Use Scenario: Managing parallel strings of 48 V LiFePO₄ batteries in telecom base station UPS units requiring 15-year field reliability and zero maintenance. IC Role / Device Role / Timing Role: Fault-tolerant BMS sensor hub; performs autonomous open-wire, short-circuit, and thermal runaway diagnostics every 5 seconds during standby. Use Value: Reduces unplanned downtime by detecting early-stage cell degradation (e.g., impedance rise >20%) 72 hours before capacity drop exceeds 5%, enabling predictive replacement scheduling. |
| E-bikes and E-scooters | Portable Medical Equipment |
Use Scenario: Compact 10S–13S battery packs in Class 3 e-bikes where space constraints limit PCB area and thermal mass, requiring high-density integration and low quiescent current. IC Role / Device Role / Timing Role: Integrated analog front-end and safety manager; executes low-power cyclic wake-up every 30 s to update SOC while drawing only 1.2 µA average current from VBAT. Use Value: Extends shelf-life from 6 to 18 months by minimizing self-discharge-induced imbalance, eliminating need for periodic reconditioning charges in distributor warehouses. | Use Scenario: Rechargeable battery packs in portable ultrasound and infusion pumps used in mobile clinical settings with frequent temperature cycling (-20°C to 50°C). IC Role / Device Role / Timing Role: Precision temperature-aware BMS; uses 7-channel NTC input to compensate voltage readings for thermal EMF drift and adjust balancing thresholds dynamically. Use Value: Maintains ±0.5% SOC accuracy across full temperature range, preventing premature low-battery warnings that could interrupt critical procedures during patient exams. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar battery monitoring and balancing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BQ7695202RSMR | 16-channel, 14-bit ADC (±3 mV), no integrated isolated interface, requires external isolator for daisy-chain | Targeted at cost-sensitive consumer e-bikes; lacks triple OV/UV redundancy and HWSC | Choose for lower BOM cost where ASIL-B compliance is not required and board space permits external isolation components. |
| MAX17853GCM+ | 14-channel, 16-bit ADC (±1.5 mV), supports up to 16 devices in daisy chain, but no embedded NVM for calibration storage | Optimized for automotive 12 V–48 V hybrid systems; requires external EEPROM for parameter persistence | Prefer when higher voltage accuracy is critical and external memory is acceptable; avoid if field firmware updates must be performed without hardware modification. |
Compared with BQ7695202RSMR and MAX17853GCM+, the L99BM114-TR uniquely integrates isolated communication, ASIL-B–ready diagnostics, and embedded NVM in a single 64-pin TQFP package-reducing system-level component count by 3–5 parts and eliminating external fault propagation logic needed in competitive solutions.
Availability
L99BM114-TR is available at Aetrix Electronics and suitable for 48 V industrial battery packs, backup energy storage systems, and e-mobility applications requiring stable component supply, long lifecycle support, and automotive-grade reliability.
Supply support for L99BM114-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering silicon solutions for smart driving, power management, and industrial automation since 1987.
The L99BM114 belongs to ST's Automotive and Industrial Power Discrete & Analog portfolio, engineered specifically for functional-safety–compliant battery management in mission-critical energy storage and electrified mobility systems.
FAQ
What is the maximum number of L99BM114-TR devices that can be daisy-chained?
Up to 31 L99BM114-TR devices can be connected in a vertical daisy chain using the ISOHp/ISOHm and ISOLp/ISOLm isolated interfaces. Each device communicates with adjacent units via transformer or capacitive coupling, enabling reliable data transmission over distances up to 1 meter with minimal EMI susceptibility. The host microcontroller accesses the chain via broadcast or individual addressing without additional level-shifting circuitry.
Does the L99BM114-TR support external active balancing?
No, the L99BM114-TR supports only passive balancing-either through its internal 200 mA discharge path or by driving external NMOS transistors via the EXTDRV pin and Sx/Bx_y terminals. Active balancing (e.g., charge transfer between cells) is not implemented; the device provides precise voltage and current measurement to enable host-controlled active balancing decisions, but does not integrate switching regulators or bidirectional DC-DC converters.
How does the L99BM114-TR handle ground loss detection?
The L99BM114-TR implements hardware-based ground loss detection by continuously monitoring the voltage difference between DGND, CGND, and AGND pins relative to internal reference thresholds. If any ground plane disconnects or experiences >100 mV offset during operation, the device triggers a dedicated fault flag in the Global Status Word and asserts the FAULTL line within 10 µs. This detection operates independently of software polling and remains active in all functional states including Silent Balance mode.
Can the L99BM114-TR operate without an external microcontroller?
No-the L99BM114-TR is a monitoring and protection peripheral, not a standalone BMS controller. It performs analog measurements, diagnostics, and balancing actuation but requires an external host MCU to interpret data, compute SOC/SOH, initiate balancing commands, and manage system-level safety protocols. All configuration registers, fault responses, and balancing schedules are controlled via SPI or isolated serial interface; no autonomous decision-making logic is embedded.
L99BM114-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 64-TQFP Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Multi-Function Controller
- Battery Chemistry:
- Lithium Ion
- Number of Cells:
- 4 ~ 14
- Fault Protection:
- Over Current, Over Temperature, Over/Under Voltage
- Interface:
- SPI
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-TQFP-EP (10x10)
L99BM114-TR FAQ
1.How can I place an order for L99BM114-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for L99BM114-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L99BM114-TR reliable?
The price and inventory of L99BM114-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L99BM114-TR is usually 5 days.
3.What payment methods are accepted for L99BM114-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L99BM114-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L99BM114-TR?
L99BM114-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L99BM114-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L99BM114-TR?
For technical support, including L99BM114-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L99BM114-TR requirements.
6.How does Aetrix verify that L99BM114-TR is sourced from the original manufacturer or authorized distributors?
All L99BM114-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L99BM114-TR meets industry standards.
7.What is the process for return or replacement of L99BM114-TR?
All L99BM114-TR units undergo pre-shipment inspection (PSI). If there is an issue with L99BM114-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L99BM114-TR part is unused and in its original packaging.
Return procedure for L99BM114-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L99BM114-TR Tags
-
BQ29700DSER
Texas Instruments
-
S-8241ABKMC-GBKT2G
ABLIC Inc.
-
S-8241ABPMC-GBPT2G
ABLIC Inc.
-
BQ27427YZFR
Texas Instruments
-
BQ27426YZFR
Texas Instruments
-
STC3117IJT
STMicroelectronics
-
STC3115IJT
STMicroelectronics
-
BQ76925RGER
Texas Instruments
-
NPM1100-QDAA-R
Nordic Semiconductor ASA
-
BQ27441DRZR-G1A
Texas Instruments
-
STC3115AIQT
STMicroelectronics
-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
