Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Specialized ICs

STMicroelectronics L99MOD54XPTR

Name: L99MOD54XPTR
Brand: STMicroelectronics
SKU: L99MOD54XPTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L99MOD54XPTR

Manufacturer:: STMicroelectronics

Category:: Specialized ICs

Package:: 36-PowerBFSOP (0.295", 7.50mm Width)

Datasheet:: L99MOD54XPTR.pdf

Description:: IC MULTI-OUTPUT DRIVER PWRSSO-36

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,918

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L99MOD54XPTR from STMicroelectronics is an AEC-Q100 qualified automotive multi-output driver IC integrating three half-bridge outputs (R_DS(on) = 1600 mΩ, 0.75 A), two configurable high-side drivers (500 mΩ/1.5 A or 1800 mΩ/0.35 A), and one 6 A high-side driver (R_DS(on) = 100 mΩ), all SPI-controlled for motor and resistive load control in body electronics modules.

For engineers reviewing the L99MOD54XPTR datasheet, L99MOD54XPTR pinout, L99MOD54XPTR application, or L99MOD54XPTR equivalent, key selection criteria include diagnostic coverage (open-load, overload, current monitor on OUT1/4/5/6), programmable soft-start for inrush management, and dual-supply operation (VS up to 28 V, VCC 4.5–5.3 V) in harsh automotive environments.

Technical Context

The device implements a microcontroller-driven actuator interface with integrated SPI for full configuration and real-time diagnostics: forward/reverse/brake/high-impedance modes are controlled via 24-bit input register, while status (faults, temperature warning, open-load) is read back via dedicated DO line and status register bits.

Its power architecture features dual supply rails (VS for power stage, VCC for logic), charge pump output (CP) for external reverse-polarity MOSFET gate drive, and independent PWM inputs (PWM1, CM/PWM2) enabling hybrid control-SPI for sequencing and safety-critical states, hardware PWM for dynamic duty-cycle modulation of OUT1–OUT4 and OUT6.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Configuration	Three half-bridges (OUT1–OUT3); three high-side drivers (OUT4–OUT6); OUT4/OUT5 configurable low/high R_DS(on) mode
Max Output Current	±0.75 A per half-bridge; −1.5 A (low-R_DS(on)) or −0.35 A (high-R_DS(on)) per OUT4/OUT5; −6 A for OUT6
R_DS(on) (Typ, 25°C)	1600 mΩ (half-bridge), 500 mΩ (OUT4/OUT5 low mode), 100 mΩ (OUT6)
Diagnostic Coverage	Open-load detection on all six outputs; current monitor on OUT1, OUT4, OUT5, OUT6 (1:10,000 ratio); thermal shutdown at 170°C
Supply & Quiescent Current	VS = 7–28 V; standby IS + ICC ≤ 200 μA at Tj = 130°C; active-mode VS current ≤ 20 mA
SPI Interface	24-bit input register; status register with fault flags; CMOS-level DI/DO/CLK/CSN; t_delay from CSN low to valid DO ≤ 150 ns

Pinout & Package

Package: PowerSSO-36 (exposed thermal pad, RoHS-compliant, ECOPACK®2).

Pin/Terminal	Circuit Role	Design Meaning
1, 18, 19, 36	GND	Power ground reference; all four pins must be externally connected for full-current capability and thermal performance
2, 35	OUT6	High-side driver output (6 A max); internal bulk-drain diode to VS; no GND-referenced freewheeling diode
3–5	OUT1–OUT3	Half-bridge outputs; each integrates complementary high-/low-side DMOS switches with parasitic bulk-drain diodes
6, 7, 14, 25, 28, 32	VS	Main power supply input (7–28 V); all six pins must be externally connected and decoupled with ceramic capacitor near GND
8	DI	SPI serial data input (24-bit control word, LSB-first); CMOS-compatible, driven by MCU
9	CM/PWM2	Bidirectional pin: current monitor output (1:10,000 scaling) for OUT1/4/5/6 OR second PWM input for OUT5
10	CSN	Active-low SPI chip select; enables serial communication when pulled low
11	DO	SPI serial data output (3-state); carries diagnostic status bits; tri-stated when CSN = high
12	VCC	Logic supply (4.5–5.3 V); requires local ceramic decoupling to GND
13	CLK	SPI clock input; controls internal shift register timing; CMOS-compatible
26	CP	Charge pump output (VS+6 to VS+13 V); drives gate of external N-MOS for reverse polarity protection
27	PWM1	Hardware PWM input controlling OUT1–OUT4 and OUT6; overrides SPI state for real-time duty-cycle modulation
31, 33	OUT4, OUT5	Configurable high-side drivers; R_DS(on) and current limit set via SPI register bits
15, 16, 17, 20–24, 29, 30, 34	NC	No-connect pins; must remain unconnected per design

Key Features

Feature	Design Value
Programmable soft-start	Configurable delay and ramp rate for OUT1–OUT6 to limit inrush current during cold-bulb or motor startup
Comprehensive diagnostics	Per-output open-load, overload, overtemperature, and short-circuit detection reported via SPI status register
Dual-supply architecture	Independent VS (power stage) and VCC (logic) rails enable robust operation under battery transients and brownouts
Reverse polarity protection support	Integrated charge pump (CP) provides boosted gate voltage for external N-channel MOSFET, eliminating need for P-MOS
Current monitoring	Real-time analog current sense on four outputs (OUT1/4/5/6) with ±2% FS accuracy and 1:10,000 scaling
Cross-current protection	Hardware-enforced dead-time (200–400 μs) between high-/low-side switch transitions prevents shoot-through in half-bridges

Applications

Front-end Lighting Control

Seat Motor Actuation

Use Scenario: Driving LED headlamp modules and incandescent position lamps with inrush current limiting and open-load fault detection.

IC Role / Device Role / Timing Role: High-side driver (OUT4/OUT5) and half-bridge (OUT1–OUT3) provide PWM-controlled current sourcing/sinking with soft-start and real-time current monitoring.

Use Value: Eliminates discrete protection circuitry; enables single-chip control of mixed LED/resistive loads with diagnostic traceability per channel.

Use Scenario: Bidirectional control of seat adjustment motors (fore/aft, recline, height) with brake and coast modes.

IC Role / Device Role / Timing Role: Half-bridge outputs (OUT1–OUT3) deliver forward/reverse/brake commands via SPI; cross-current protection ensures safe direction switching.

Use Value: Reduces BOM count vs. discrete H-bridge solutions; integrated diagnostics reduce ECU software overhead for motor stall detection.

Rear-view Camera Power Supply

Body Control Module (BCM) Load Driver

Use Scenario: Protected 12 V supply to rear-view camera with reverse-polarity and overvoltage protection.

IC Role / Device Role / Timing Role: OUT6 (6 A high-side) delivers regulated power; CP pin drives external N-MOS for reverse polarity; VS OV/UV detection triggers fault reporting.

Use Value: Single-package solution meets ISO 16750-2 transient immunity requirements without external TVS or protection ICs.

Use Scenario: Centralized driving of multiple body loads (door locks, window lifters, HVAC actuators) with shared diagnostics.

IC Role / Device Role / Timing Role: All six outputs configured as independent high-side or half-bridge drivers; SPI enables centralized ECU control and consolidated fault logging.

Use Value: Enables scalable BCM architecture with reduced wiring harness complexity and unified diagnostic reporting across 12+ loads.

Equivalent & Alternatives

The following parts are listed as comparable options for similar multi-output automotive driver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
L99MOD53XPTR	Same PowerSSO-36 package but only two half-bridges (OUT1–OUT2) and two high-side drivers (OUT4–OUT5); no OUT3 or OUT6	Lacks third half-bridge and 6 A high-side driver; suitable for lower-channel-count body modules	Select when system requires ≤4 total outputs and no >1.5 A high-side load
BD3901FV-M	6-channel high-side driver (no half-bridges); max 1.2 A per channel; no SPI interface; analog current monitor only on two channels	Provides only high-side drive; no motor direction control or integrated diagnostics beyond overcurrent	Choose for simple ON/OFF resistive load control where bidirectional motor drive and full SPI diagnostics are unnecessary

Compared with L99MOD54XPTR, L99MOD53XPTR reduces channel count and diagnostic depth for cost-sensitive entry-tier modules, while BD3901FV-M trades SPI configurability and multi-topology flexibility for simpler analog control-neither matches the integrated half-bridge + high-side + current monitor + soft-start feature set required for advanced body electronics.

Availability

L99MOD54XPTR is available at Aetrix Electronics and suitable for automotive body electronics, seat actuation systems, and lighting control modules requiring stable component supply, AEC-Q100 compliance, and long-term production continuity.

Supply support for L99MOD54XPTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive-grade power management, microcontrollers, and intelligent power devices with broad AEC-Q100 product portfolio.

The L99MOD series targets automotive body electronics integration, designed to consolidate discrete load drivers into single-package solutions with embedded diagnostics, SPI control, and functional safety readiness.

FAQ

What is the maximum junction temperature and thermal shutdown behavior?

The L99MOD54XPTR operates from −40 °C to +150 °C junction temperature. Thermal shutdown activates at 170 °C (rising) and releases at 150 °C (falling), providing 20 °C hysteresis. Temperature warning flag sets at 130 °C and is readable via SPI status register bit 6, enabling preemptive derating before shutdown.

How does the programmable soft-start function work for inductive loads?

Soft-start is configured per output via SPI register bits to define ramp time and current limit threshold. It delays full conduction and gradually increases gate drive strength, limiting peak inrush current during cold filament lamp turn-on or stalled motor startup-preventing false overcurrent faults and reducing EMI.

Can OUT4 and OUT5 be used simultaneously in different R_DS(on) modes?

Yes. Each of OUT4 and OUT5 has independent configuration bits in the SPI input register to select low-R_DS(on) (500 mΩ, 1.5 A) or high-R_DS(on) (1800 mΩ, 0.35 A) mode. This allows one output to drive a high-current solenoid while the other powers a low-current sensor, all under single SPI command.

Is external reverse polarity protection mandatory, and how is it implemented?

Yes. The CP pin provides a boosted voltage (VS+6 to VS+13 V) to drive the gate of an external N-channel MOSFET placed between battery and VS pin. This eliminates the need for inefficient P-MOS solutions and enables robust reverse-voltage blocking up to −25 V, as specified in the absolute maximum ratings.

L99MOD54XPTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 36-PowerBFSOP (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: Multi-Output Driver

Applications:: -

Mounting Type:: Surface Mount

Supplier Device Package:: PowerSSO-36 EPD

Grade:: Automotive

Qualification:: AEC-Q100

L99MOD54XPTR FAQ

1.How can I place an order for L99MOD54XPTR through Aetrix?

Please submit a Request for Quotation (RFQ) for L99MOD54XPTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L99MOD54XPTR reliable?

The price and inventory of L99MOD54XPTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L99MOD54XPTR is usually 5 days.

3.What payment methods are accepted for L99MOD54XPTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L99MOD54XPTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L99MOD54XPTR?

L99MOD54XPTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L99MOD54XPTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L99MOD54XPTR?

For technical support, including L99MOD54XPTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L99MOD54XPTR requirements.

6.How does Aetrix verify that L99MOD54XPTR is sourced from the original manufacturer or authorized distributors?

All L99MOD54XPTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L99MOD54XPTR meets industry standards.

7.What is the process for return or replacement of L99MOD54XPTR?

All L99MOD54XPTR units undergo pre-shipment inspection (PSI). If there is an issue with L99MOD54XPTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L99MOD54XPTR part is unused and in its original packaging.

Return procedure for L99MOD54XPTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…