STMicroelectronics LD29080PTR
- Part No.:
- LD29080PTR
- Manufacturer:
- STMicroelectronics
- Package:
- TO-252-5, DPAK (4 Leads + Tab), TO-252AD
- Datasheet:
-
LD29080PTR.pdf
- Description:
- IC REG LINEAR POS ADJ 800MA PPAK
- Quantity:
- Payment:

- Shipping:

Inventory:2,529
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD29080PTR from STMicroelectronics is an adjustable-output, 800 mA low-dropout linear voltage regulator in PPAK package, featuring 400 mV typical dropout at full load, ±1% output voltage accuracy over temperature, and logic-controlled electronic shutdown. It delivers stable bias for microcontroller cores, FPGA I/O banks, and analog sensor front-ends in space-constrained industrial and portable systems.
For engineers reviewing the LD29080PTR datasheet, LD29080PTR pinout, LD29080PTR application, or LD29080PTR equivalent, key selection criteria include dropout voltage at 800 mA, quiescent current vs. load, adjust pin current specification, thermal resistance (RthJA = 100 °C/W), and shutdown logic threshold compatibility with 3.3 V or 5 V control rails.
Technical Context
The LD29080PTR implements a high-accuracy bandgap reference (1.23 V typ.) with external resistor divider feedback on the ADJ pin, enabling programmable output from 1.23 V to (VI – 0.4 V). Its internal current and thermal limiting protect against overload and junction overheating without external components.
It features a dedicated INHIBIT terminal requiring ≥2 V to enable regulation - not internally pulled up - and draws only 130–180 µA in shutdown mode. Output noise is specified at 50 µVRMS (10 Hz–100 kHz) under 100 mA load, supporting noise-sensitive analog circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | Guaranteed 800 mA continuous; supports high-current MCU/FPGA core rails without derating at TA ≤ 85 °C. |
| Dropout voltage | 0.4 V typ. at 800 mA; enables regulation from 3.7 V input to 3.3 V output, critical for battery-powered systems. |
| Output accuracy | ±1% at 25 °C, ±1.5% over –40 to +125 °C; ensures reliable logic-level compliance for 1.8 V/2.5 V/3.3 V digital interfaces. |
| Quiescent current | 2–5 mA at 10 mA load; rises to 14–35 mA at 800 mA, balancing efficiency and transient response. |
| Shutdown current | 130–180 µA with INHIBIT = GND; reduces system standby power in always-on embedded applications. |
| Reference voltage | 1.23 V ±1% (1.218–1.242 V); sets minimum adjustable output and defines R1/R2 ratio for precise VO programming. |
| Output noise | 50 µVRMS (10 Hz–100 kHz); low enough for ADC reference buffers and RF LDO post-regulation stages. |
Pinout & Package
PPAK (Power Package) thermally enhanced surface-mount package with exposed thermal pad (GND-connected), optimized for PCB heat dissipation in high-power density layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VI (Pin 2) | Input voltage supply | Accepts 2.5–13 V DC; must exceed VO by ≥0.4 V for regulation; clamped at 14 V for overvoltage protection. |
| GND (Pin 3) | Ground reference and thermal path | Common return for all currents; exposed pad must be soldered to large copper area for RthJA = 100 °C/W. |
| VO (Pin 4) | Regulated output | Delivers adjustable output; requires 10 µF ceramic output capacitor for stability per Figure 4. |
| ADJ (Pin 5) | Feedback reference node | Connects to resistor divider (R1–R2) between VO and GND; draws only 1 µA, minimizing divider current error. |
| INHIBIT (Pin 1) | Enable/disable control | Active-high logic input; must be tied ≥2 V to enable; floating or <0.8 V forces shutdown mode. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 400 mV typ. at 800 mA enables operation with minimal input–output margin, extending battery runtime. |
| Adjustable output | Programmable from 1.23 V to (VI – 0.4 V) using two external resistors; supports custom voltage rails without BOM proliferation. |
| Logic-controlled shutdown | INHIBIT pin allows microcontroller GPIO to sequence power domains or implement deep-sleep modes. |
| Integrated protection | Internal current limit and thermal shutdown prevent damage during short-circuit or ambient overtemperature events. |
| Low-noise regulation | 50 µVRMS output noise meets requirements for precision analog signal chains and clock supply filtering. |
Applications
| Industrial PLC I/O Modules | Portable Medical Sensors |
|---|---|
|
Use Scenario: Powering isolated analog front-ends and 24-bit sigma-delta ADCs in DIN-rail mounted controllers. IC Role / Device Role / Timing Role: Post-regulator for switched-mode power supply outputs, providing clean, low-noise 3.3 V or 5.0 V bias. Use Value: 50 µVRMS noise and ±1% accuracy ensure <1 LSB error in 24-bit measurements across –40 to +85 °C. |
Use Scenario: Supplying ultra-low-power ECG/SpO₂ sensor ASICs in handheld diagnostic devices. IC Role / Device Role / Timing Role: Primary LDO for analog signal chain; enabled/disabled via MCU GPIO to reduce standby current. Use Value: 130–180 µA shutdown current extends battery life beyond 72 hours in intermittent-sampling mode. |
| Automotive Infotainment Core Rails | Network Edge Router PHY Supplies |
|
Use Scenario: Delivering 1.8 V core voltage to ARM Cortex-A53 SoCs in head-unit mainboards. IC Role / Device Role / Timing Role: High-current LDO for processor core domain, placed near CPU package for low-impedance delivery. Use Value: 800 mA capability with 0.4 V dropout allows use of 2.2 V intermediate bus, reducing upstream converter losses. |
Use Scenario: Biasing 10/100/1000BASE-T Ethernet PHY transceivers requiring stable 2.5 V and 3.3 V rails. IC Role / Device Role / Timing Role: Secondary regulator after buck converter; rejects switching noise from upstream DC/DC stage. Use Value: 65 dB SVR at 120 Hz suppresses ripple from 50/60 Hz line-derived supplies, preventing PHY link instability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar adjustable LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Texas Instruments TPS7A4700RGWR | Lower noise (4.7 µVRMS), higher PSRR (78 dB @ 1 kHz), but lower max current (1 A) and higher dropout (300 mV @ 1 A). | Better suited for ultra-low-noise op-amp bias; less optimal for high-current, low-input-margin systems. | Choose when noise dominates over dropout; avoid if VI–VO < 0.5 V or ambient > 105 °C. |
| Analog Devices ADM7172ACPZ-R7 | Higher accuracy (±0.5%), lower quiescent current (250 µA typ.), but fixed-output only (no ADJ pin) and SOT-223 package. | Limited to standard voltages; lacks programmability and thermal performance of PPAK. | Select for precision fixed-rail designs where board space permits larger footprint and adjustability is unnecessary. |
Compared with TPS7A4700RGWR and ADM7172ACPZ-R7, the LD29080PTR uniquely balances 800 mA output, 0.4 V dropout, adjustable VO, and PPAK thermal performance - making it optimal for cost-sensitive, thermally constrained, programmable-rail applications where moderate noise is acceptable.
Availability
LD29080PTR is available at Aetrix Electronics and suitable for industrial automation controllers, portable medical instrumentation, automotive infotainment modules, and network edge hardware requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for LD29080PTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The LD29080PTR belongs to ST's high-accuracy, medium-current LDO family targeting post-regulation in power-constrained embedded systems where thermal efficiency, programmability, and robustness are prioritized over ultra-low noise.
FAQ
What is the minimum load current required for stable operation?
The LD29080PTR requires a minimum load current of 2 mA across its full operating temperature range (–40 to +125 °C) to prevent output voltage rise caused by output leakage current. This is specified in Note 4 of the Electrical Characteristics tables and applies to all output voltage configurations, including adjustable mode.
Can the INHIBIT pin be left floating?
No - the INHIBIT pin is not internally pulled up. If left floating, the device may enter undefined or disabled states. To guarantee ON mode, INHIBIT must be actively driven to ≥2 V (e.g., via MCU GPIO or resistor divider from VI); for OFF mode, tie directly to GND.
What output capacitor is required for stability?
A minimum 10 µF ceramic output capacitor (X5R/X7R, 6.3 V rating) is required for stability, as confirmed in Figure 4 and Section 5 (Typical Characteristics). The capacitor must be placed within 5 mm of the VO and GND pins; ESR should be <100 mΩ to maintain phase margin.
How does thermal performance differ between PPAK and DPAK packages?
Both PPAK and DPAK share identical RthJC = 8 °C/W and RthJA = 100 °C/W values per Table 4. However, PPAK's smaller footprint (6 × 6.2 mm vs. DPAK's 6.2 × 6.6 mm) and optimized thermal pad layout allow tighter placement in thermally dense layouts without sacrificing junction-to-ambient performance.
LD29080PTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- TO-252-5, DPAK (4 Leads + Tab), TO-252AD
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 13V
- Voltage - Output (Min/Fixed):
- 1.23V
- Voltage - Output (Max):
- 12.3V
- Voltage Dropout (Max):
- 0.7V @ 800mA
- Current - Output:
- 800mA
- Current - Quiescent (Iq):
- 180 µA
- Current - Supply (Max):
- 35 mA
- PSRR:
- 75dB (120Hz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PPAK
LD29080PTR FAQ
1.How can I place an order for LD29080PTR through Aetrix?
Please submit a Request for Quotation (RFQ) for LD29080PTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD29080PTR reliable?
The price and inventory of LD29080PTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD29080PTR is usually 5 days.
3.What payment methods are accepted for LD29080PTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD29080PTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD29080PTR?
LD29080PTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD29080PTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD29080PTR?
For technical support, including LD29080PTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD29080PTR requirements.
6.How does Aetrix verify that LD29080PTR is sourced from the original manufacturer or authorized distributors?
All LD29080PTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD29080PTR meets industry standards.
7.What is the process for return or replacement of LD29080PTR?
All LD29080PTR units undergo pre-shipment inspection (PSI). If there is an issue with LD29080PTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD29080PTR part is unused and in its original packaging.
Return procedure for LD29080PTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD29080PTR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
