STMicroelectronics LD29150PT50
- Part No.:
- LD29150PT50
- Manufacturer:
- STMicroelectronics
- Package:
- TO-252-5, DPAK (4 Leads + Tab), TO-252AD
- Datasheet:
-
LD29150PT50.pdf
- Description:
- IC REG LINEAR 5V 1.5A PPAK
- Quantity:
- Payment:

- Shipping:

Inventory:3,832
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD29150PT50 from STMicroelectronics is a 5.0 V fixed-output, high-accuracy low-dropout linear regulator in PPAK package, delivering up to 1.5 A output current with 400 mV typical dropout at full load, ±1% output voltage accuracy at 25 °C, and integrated thermal shutdown and current limiting. It serves as a post-regulator in switching power supplies and primary voltage source in battery-powered systems requiring stable low-noise 5 V rails.
For engineers reviewing the LD29150PT50 datasheet, LD29150PT50 pinout, LD29150PT50 application, or LD29150PT50 equivalent, key selection criteria include dropout performance at 1.5 A, quiescent current behavior under varying load and input voltage, thermal resistance (RthJC = 8 °C/W), and logic-controlled shutdown capability for power sequencing in embedded systems.
Technical Context
The LD29150PT50 implements a PNP pass transistor architecture with internal reference and error amplifier, enabling ultra-low dropout by minimizing saturation voltage across the pass element. Its inhibit (INH) pin supports TTL/CMOS-compatible logic control (VIL ≤ 0.8 V, VIH ≥ 2 V) for precise system-level power gating.
Designed for high-current, low-headroom applications, it maintains regulation down to VI – VO = 0.4 V at 1.5 A and exhibits 200 µVRMS output noise (10 Hz–100 kHz) with 10 µF ceramic output capacitance. Thermal shutdown activates at 150 °C, and short-circuit current is limited to 2.2 A.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 5.0 V ±1% at 25 °C; ensures stable logic supply for 5 V microcontrollers and peripherals without external feedback. |
| Dropout Voltage | 0.4 V typ. at 1.5 A; enables operation with only 5.4 V input for reliable 5 V output in battery-discharge or low-headroom DC-DC post-regulation. |
| Output Current | Guaranteed 1.5 A continuous; supports high-power digital loads like FPGA I/O banks or motor driver logic sections. |
| Quiescent Current | 30–80 mA at 1.5 A load; balances efficiency and transient response in always-on subsystems. |
| Thermal Resistance | RthJC = 8 °C/W (PPAK); allows >1.2 W power dissipation before junction exceeds 125 °C with minimal heatsinking. |
| Supply Rejection | 49–64 dB at 120 Hz; suppresses ripple from upstream switching converters in hybrid power architectures. |
| Output Noise | 200 µVRMS (10 Hz–100 kHz); meets noise-sensitive analog circuit requirements without additional filtering. |
Pinout & Package
LD29150PT50 uses the PPAK (Power Package) thermally enhanced surface-mount package (6.0 × 6.6 × 2.4 mm), optimized for high-current PCB thermal management via exposed drain pad soldered to large copper area.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Input voltage supply | Accepts 6–13 V DC input; internal overvoltage shutdown engages above 14 V. |
| 2 (GND) | Ground reference | Common return for output, bias, and inhibit circuits; must be low-impedance connection to minimize noise coupling. |
| 3 (OUT) | Regulated output | Delivers 5.0 V ±1% to load; requires ≥10 µF ceramic output capacitor for stability per datasheet Figure 18. |
| 4 (INH) | Inhibit control input | Active-low enable: <0.8 V disables regulator (quiescent current ≤180 µA), ≥2 V enables normal operation. |
| 5 (NC) | No connect | Not bonded internally; left unconnected per datasheet Figure 3 top-view pinout for fixed-voltage PPAK variant. |
| 6 (PAD) | Thermal & electrical ground | Exposed metal pad tied to GND; mandatory for thermal performance and EMI reduction-must be soldered to ≥2 cm² copper pour. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 400 mV at 1.5 A enables use with Li-ion (3.0–4.2 V) + boost or single-cell 7.2 V battery inputs while maintaining 5 V output. |
| Logic-controlled shutdown | INH pin draws only 5–10 µA and supports direct interface to MCU GPIO without level-shifting or pull-up resistors. |
| Integrated protection | Current limit (2.2 A) and thermal shutdown (150 °C) prevent damage during overload or poor heatsinking-no external components required. |
| High accuracy output | ±1% tolerance over -40 to +125 °C ensures compliance with 5 V TTL/CMOS logic thresholds across industrial temperature range. |
| Low-noise regulation | 200 µVRMS noise with standard 10 µF CO meets ADC reference and audio codec supply requirements without LDO post-filtering. |
Applications
| Industrial PLC I/O Modules | Automotive Infotainment Power Rails |
|---|---|
|
Use Scenario: Providing clean 5 V supply to isolated digital I/O drivers and CAN transceiver logic in programmable logic controllers. IC Role / Device Role / Timing Role: Primary 5 V LDO for microcontroller peripherals and communication interfaces, operating from 12 V vehicle battery via pre-regulated 7–9 V rail. Use Value: 0.4 V dropout ensures uninterrupted 5 V output during cold-crank events where input drops to 6.5 V, and 8 °C/W RthJC sustains 1.2 W dissipation without heatsink. |
Use Scenario: Generating stable 5 V for display timing controllers and touch-screen interface ICs in head-unit designs. IC Role / Device Role / Timing Role: Low-noise post-regulator after buck converter, supplying critical timing and video signal processing blocks. Use Value: 200 µVRMS output noise prevents visible display artifacts, while INH pin enables synchronized power-down during sleep mode to reduce standby current to <180 µA. |
| Network Router Control Plane | Portable Medical Diagnostic Devices |
|
Use Scenario: Delivering regulated 5 V to ARM-based SoC management processors and Ethernet PHYs in enterprise edge routers. IC Role / Device Role / Timing Role: High-current LDO for SoC core logic and peripheral interfaces, fed from 7.5 V intermediate bus. Use Value: 1.5 A rating supports burst-mode CPU loads; ±1% accuracy guarantees reliable DDR3L memory interface timing margins across temperature. |
Use Scenario: Powering precision analog front-end (AFE) and microcontroller in handheld ECG monitors powered by two AA alkaline cells (1.8–3.2 V). IC Role / Device Role / Timing Role: Boost-LDO hybrid stage: upstream boost generates ≥6 V, LD29150PT50 provides final 5 V rail with ultra-low noise. Use Value: 400 mV dropout maximizes battery runtime by extending usable cell voltage range; thermal shutdown protects against enclosure overheating during extended diagnostics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSM1050-5.0TR | Fixed 5 V, 1.5 A, 0.5 V dropout at 1.5 A, RthJC = 12 °C/W, no INH pin | Lacks logic shutdown; requires external enable circuitry for power sequencing | Choose when board space permits larger thermal footprint and system does not require active disable control. |
| MCP1826T-5002E/DB | Fixed 5 V, 1.5 A, 0.45 V dropout at 1.5 A, RthJC = 10 °C/W, INH pin with 1.2 V logic threshold | Higher INH VIL (1.2 V) reduces noise immunity vs. LD29150's 0.8 V; slightly higher noise (250 µVRMS) | Prefer when interfacing with 1.8 V logic families or when tighter layout constraints favor DFN package over PPAK. |
Compared with TSM1050-5.0TR and MCP1826T-5002E/DB, LD29150PT50 offers superior thermal performance (8 °C/W), lower logic-threshold INH pin for robust MCU interfacing, and lowest output noise in its class-making it optimal for noise-sensitive, thermally constrained, or power-sequenced applications.
Availability
LD29150PT50 is available at Aetrix Electronics and suitable for industrial PLCs, automotive infotainment systems, and portable medical devices requiring stable component supply with guaranteed long-term manufacturability and consistent parametric performance.
Supply support for LD29150PT50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The LD29150 series belongs to ST's high-current LDO portfolio, engineered specifically for post-regulation in switched-mode power supplies and battery-powered equipment where ultra-low dropout, thermal robustness, and precision output stability are critical.
FAQ
What is the minimum input voltage required for LD29150PT50 to maintain 5.0 V output at 1.5 A?
The minimum input voltage is 5.4 V, calculated as VO + VDROP = 5.0 V + 0.4 V (typical dropout at 1.5 A). The device remains functional down to 6 V input per Table 7, but regulation is guaranteed only when VI ≥ VO + VDROP across temperature and load. Below this, output voltage sags nonlinearly.
Can LD29150PT50 operate without an output capacitor?
No. The datasheet mandates ≥10 µF ceramic output capacitance (X5R/X7R) for stability, as confirmed in Figure 18 (stability vs. CO). Omitting CO causes oscillation and potential damage due to phase margin loss in the internal control loop-this is not optional or design-dependent.
How does the INH pin behave during power-up and brown-out conditions?
When INH is left floating, internal pull-down ensures default disable state (high-Z output). During power-up, INH must be held ≤0.8 V until VI reaches ≥6 V to avoid premature enable; during brown-out, the device auto-shuts down if VI drops below 6 V regardless of INH state, per absolute maximum rating note.
Is the exposed thermal pad electrically isolated from other pins?
Yes. The PPAK exposed pad (Pin 6) is internally connected to GND and must be soldered exclusively to a PCB GND plane. It is not isolated-it carries full output current return path and must not contact any other net, including chassis ground or split planes, to prevent ground loops or thermal derating loss.
LD29150PT50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- TO-252-5, DPAK (4 Leads + Tab), TO-252AD
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 14V
- Voltage - Output (Min/Fixed):
- 5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.7V @ 1.5A
- Current - Output:
- 1.5A
- Current - Quiescent (Iq):
- 180 µA
- Current - Supply (Max):
- 80 mA
- PSRR:
- 64dB (120Hz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PPAK
LD29150PT50 FAQ
1.How can I place an order for LD29150PT50 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD29150PT50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD29150PT50 reliable?
The price and inventory of LD29150PT50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD29150PT50 is usually 5 days.
3.What payment methods are accepted for LD29150PT50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD29150PT50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD29150PT50?
LD29150PT50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD29150PT50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD29150PT50?
For technical support, including LD29150PT50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD29150PT50 requirements.
6.How does Aetrix verify that LD29150PT50 is sourced from the original manufacturer or authorized distributors?
All LD29150PT50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD29150PT50 meets industry standards.
7.What is the process for return or replacement of LD29150PT50?
All LD29150PT50 units undergo pre-shipment inspection (PSI). If there is an issue with LD29150PT50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD29150PT50 part is unused and in its original packaging.
Return procedure for LD29150PT50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD29150PT50 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

