STMicroelectronics LD29300P2M18
- Part No.:
- LD29300P2M18
- Manufacturer:
- STMicroelectronics
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
LD29300P2M18.pdf
- Description:
- IC REG LINEAR 1.8V 3A P2PAK-4
- Quantity:
- Payment:

- Shipping:

Inventory:1,312
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD29300P2M18 from STMicroelectronics is a 1.8 V, 3 A fixed-output low-dropout linear regulator in P2PAK package, featuring 0.4 V typical dropout at full load, ±1% output voltage tolerance at 25°C, and logic-controlled electronic shutdown. It delivers stable power for FPGA core rails, microprocessor I/O supplies, and battery-powered embedded systems requiring high accuracy and ultra-low dropout.
For engineers reviewing the LD29300P2M18 datasheet, LD29300P2M18 pinout, LD29300P2M18 application, or LD29300P2M18 equivalent, key selection criteria include guaranteed 3 A output current, thermal shutdown with internal current limiting, 62 dB supply voltage rejection at 120 Hz, and compatibility with low-ESR ceramic output capacitors down to 10 µF.
Technical Context
The LD29300P2M18 employs a PNP pass transistor architecture enabling sub-0.5 V dropout across its full 3 A load range while maintaining tight regulation. Its internal bandgap reference and error amplifier ensure ±1% output accuracy over temperature (−40°C to +125°C) and line/load variations.
It integrates logic-compatible enable control (VIL = 0.8 V, VIH = 2 V), thermal foldback protection, and short-circuit current limiting (4.5 A typical). The device operates with input voltages from 2.5 V to 30 V and supports stable operation with 10 µF ceramic output capacitance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 1.8 V ±1% (1.782–1.818 V) at 25°C; maintains ±1.2% over −40°C to +125°C |
| Max Output Current | 3 A continuous; internally current-limited to prevent damage under overload |
| Dropout Voltage | 0.4 V typical at 3 A, 0.2 V at 1.5 A - enables operation with minimal input–output margin |
| Supply Rejection | 62 dB min at 120 Hz - suppresses ripple from upstream switching converters |
| Quiescent Current | 45–100 mA at 3 A load - balances efficiency and transient response in high-current apps |
| Shutdown Control | Logic-level inhibit pin (VINH): <0.8 V = OFF, >2 V = ON; draws ≤10 µA in shutdown |
| Output Noise | 60 µVRMS (10 Hz–100 kHz) - suitable for noise-sensitive analog/digital mixed-signal rails |
Pinout & Package
P2PAK package: thermally enhanced surface-mount variant of TO-220 footprint, with exposed drain pad for PCB heat sinking. Thermal resistance: Rthj-case = 3°C/W, Rthj-amb = 60°C/W (on 2-layer 1-in² copper).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Input) | VIN | Main power input (2.5–30 V); connects to upstream supply or filter capacitor |
| 2 (Ground) | GND | Analog and power ground reference; must be low-impedance connection to minimize noise |
| 3 (Output) | VOUT | Regulated 1.8 V output; requires ≥10 µF ceramic capacitor (CO) for stability |
| 4 (Control) | VINH | Active-high enable input; pulls low (<0.8 V) to disable regulator and reduce quiescent current to 130–180 µA |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 0.4 V typ. at 3 A enables use with 2.2 V input for 1.8 V rail - critical for Li-ion single-cell systems |
| High accuracy output | ±1% tolerance at 25°C and ±1.2% over full temp range ensures reliable FPGA/microcontroller core voltage compliance |
| Integrated protection | Thermal shutdown + current limiting (4.5 A short-circuit) prevents failure during fault conditions without external circuitry |
| Low-noise regulation | 60 µVRMS broadband noise supports clean power for ADCs, PLLs, and RF front-ends |
| Logic-compatible enable | VINH accepts standard 1.8/3.3 V logic levels - simplifies integration into power sequencing controllers |
Applications
| Mobile Baseband Processor Power | FPGA Core Voltage Supply |
|---|---|
|
Use Scenario: Powering ARM-based baseband processors in 4G/LTE handsets where input derives from single-cell Li-ion (3.0–4.2 V). IC Role / Device Role / Timing Role: Primary LDO delivering tightly regulated 1.8 V core voltage with fast load transient response. Use Value: 0.4 V dropout allows >90% efficiency at 3.0 V input; 60 µVRMS noise avoids digital jitter in high-speed interfaces. |
Use Scenario: Supplying configurable logic blocks (CLBs) in Xilinx Spartan-7 FPGAs requiring stable 1.8 V at up to 2.5 A peak. IC Role / Device Role / Timing Role: Post-regulator after buck converter, providing low-noise, low-ripple core rail. Use Value: ±1% output accuracy meets FPGA core voltage spec; thermal foldback prevents overheating during configuration bursts. |
| Industrial PLC I/O Module | Battery-Powered Data Logger |
|
Use Scenario: Powering isolated CAN transceivers and analog sensor front-ends in DIN-rail mounted PLC modules. IC Role / Device Role / Timing Role: Local 1.8 V rail generator from 5 V backplane supply, with shutdown controlled by system MCU. Use Value: Logic-enable pin allows synchronized power-down during sleep mode; 62 dB SVR rejects switching noise from shared 5 V rail. |
Use Scenario: Long-life data acquisition node powered by two AA alkaline cells (1.8–3.2 V range). IC Role / Device Role / Timing Role: Main system regulator maintaining 1.8 V for microcontroller and flash memory during deep-sleep cycles. Use Value: 130–180 µA shutdown current extends battery life beyond 5 years; 2.5 V minimum input supports full discharge down to 1.25 V/cell. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSM1083-1.8 | 1.8 V, 3 A, 0.35 V dropout (typ.), but no enable pin; higher quiescent current (120 mA @ 3 A) | Lacks logic control - unsuitable for power sequencing or low-power sleep modes | Choose only if enable functionality is unnecessary and lowest possible dropout is prioritized |
| TPS7A8300RGRT | 1.8 V, 3 A, 0.25 V dropout (typ.), 10 µVRMS noise, but requires 1.2 V bias supply for enable | Superior noise performance but adds complexity with dual-supply requirement | Select when ultra-low noise is mandatory and bias supply is available; avoid for cost-sensitive designs |
Compared with TSM1083-1.8, LD29300P2M18 offers integrated enable control and lower quiescent current in active mode; versus TPS7A8300RGRT, it eliminates need for auxiliary bias rail but trades 50 µVRMS higher output noise.
Availability
LD29300P2M18 is available at Aetrix Electronics and suitable for industrial PLCs, FPGA development platforms, and battery-powered edge sensors requiring stable component supply with long-term manufacturability.
Supply support for LD29300P2M18 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, power, microcontroller, and sensor solutions for industrial, automotive, and consumer markets.
The LD29300 series belongs to ST's high-current LDO portfolio, engineered specifically for post-regulation in power-constrained systems where ultra-low dropout, precision output, and robust thermal behavior are essential.
FAQ
What is the minimum input voltage required for LD29300P2M18 to regulate 1.8 V at 3 A?
The minimum operating input voltage is 2.5 V across the full temperature range (−40°C to +125°C). At 3 A load and 25°C, regulation is maintained with input as low as 2.2 V due to 0.4 V typical dropout - however, 2.5 V is the guaranteed specification limit per datasheet Absolute Maximum Ratings table.
Can LD29300P2M18 be used without an input bypass capacitor?
No - an input capacitor (CI = 330 nF ceramic minimum) is required for stability and transient response, as specified in all electrical characterization test conditions. Omitting CI risks oscillation and degraded PSRR, especially under dynamic load changes common in microprocessor applications.
Does the LD29300P2M18 require a specific output capacitor ESR range?
No - unlike older LDOs, LD29300P2M18 is optimized for low-ESR ceramic capacitors (10 µF minimum, X5R/X7R dielectric). The datasheet confirms stable operation with ESR as low as 5 mΩ; tantalum or aluminum electrolytics are not recommended due to higher ESR and aging effects.
How does thermal performance differ between P2PAK and D2PAK packages for this part?
P2PAK has identical Rthj-case (3°C/W) to D2PAK but higher Rthj-amb (60°C/W vs. 50°C/W), meaning it relies more heavily on PCB copper area for heat dissipation. For 3 A continuous operation at ambient >60°C, P2PAK requires ≥2 in² of 2-oz copper connected to the exposed pad to maintain junction temperature below 125°C.
LD29300P2M18 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 14V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.7V @ 3A
- Current - Output:
- 3A
- Current - Quiescent (Iq):
- 50 mA
- Current - Supply (Max):
- 100 mA
- PSRR:
- 72dB (120Hz)
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- P2PAK-4
LD29300P2M18 FAQ
1.How can I place an order for LD29300P2M18 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD29300P2M18 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD29300P2M18 reliable?
The price and inventory of LD29300P2M18 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD29300P2M18 is usually 5 days.
3.What payment methods are accepted for LD29300P2M18?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD29300P2M18 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD29300P2M18?
LD29300P2M18 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD29300P2M18 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD29300P2M18?
For technical support, including LD29300P2M18 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD29300P2M18 requirements.
6.How does Aetrix verify that LD29300P2M18 is sourced from the original manufacturer or authorized distributors?
All LD29300P2M18 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD29300P2M18 meets industry standards.
7.What is the process for return or replacement of LD29300P2M18?
All LD29300P2M18 units undergo pre-shipment inspection (PSI). If there is an issue with LD29300P2M18, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD29300P2M18 part is unused and in its original packaging.
Return procedure for LD29300P2M18:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD29300P2M18 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

