STMicroelectronics LD39080DT18-R
- Part No.:
- LD39080DT18-R
- Manufacturer:
- STMicroelectronics
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
LD39080DT18-R.pdf
- Description:
- IC REG LINEAR 1.8V 800MA DPAK
- Quantity:
- Payment:

- Shipping:

Inventory:4,463
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD39080DT18-R from STMicroelectronics is an ultra-low-dropout BiCMOS linear voltage regulator delivering 0.8 A output current with 150 mV typical dropout at full load, ±1.5% output voltage tolerance at 25 °C, and 1 µA max shutdown current. It operates from 2.5 V to 6 V input, supports adjustable output (1.22–5.0 V), and is optimized for microprocessor and DSP core power in automotive and industrial embedded systems.
For engineers reviewing the LD39080DT18-R datasheet, LD39080DT18-R pinout, LD39080DT18-R application, or LD39080DT18-R equivalent, key selection criteria include dropout voltage under 200 mV at 0.8 A, thermal shutdown at 170 °C, stability with 2.2 µF ceramic output capacitor, and logic-controlled inhibit functionality with 0.3 V/2 V thresholds.
Technical Context
The LD39080DT18-R implements a BiCMOS-based error amplifier and pass transistor architecture enabling ultra-low quiescent current (1 mA typ. at 0.8 A) independent of load. Its internal current and thermal limiting protect against overload and junction overheating up to 170 °C.
It features fast transient response to line and load steps, 65 dB supply voltage rejection at 120 Hz, and stable operation with low-ESR ceramic capacitors-enabled by internal compensation tuned for CO ≥ 2.2 µF and ESR < 100 mΩ.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 0.8 A guaranteed - supports high-current digital core rails without external boost |
| Dropout voltage | 150 mV typ. @ 0.8 A - enables regulation from 3.3 V input to 3.15 V output with margin |
| Quiescent current | 1 mA typ. @ 0.8 A, 1 µA max. off - minimizes standby power in battery-backed systems |
| Output voltage tolerance | ±1.5% @ 25 °C - ensures reliable logic-level compliance for 3.3 V or 2.5 V I/O domains |
| Operating temperature | −40 to +125 °C - qualified for under-hood automotive and industrial control environments |
| Supply rejection | 65 dB @ 120 Hz - suppresses ripple from upstream switching regulators in hybrid power architectures |
| Shutdown threshold | VINH ≤ 0.3 V turns off regulator - compatible with standard GPIO logic-low levels |
Pinout & Package
LD39080DT18-R is housed in a thermally enhanced PPAK-5 (5-pin Power Package) with exposed thermal pad. The package provides RthJC = 8 °C/W for efficient heat transfer to PCB copper.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VINH | Inhibit control input | Active-low enable: ≤0.3 V disables regulator; ≥2 V enables; must not float |
| 2 VI | Input voltage supply | Accepts 2.5–6 V; requires 1 µF ceramic cap within 1 cm for stability |
| 3 GND | Power ground reference | Common return for input/output paths and thermal pad connection |
| 4 VO | Regulated output | Delivers adjustable voltage; requires ≥2.2 µF ceramic cap with ESR < 100 mΩ |
| 5 ADJ | Feedback reference node | Sets output via resistor divider; VREF = 1.22 V; connects to VO through R1/R2 network |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 150 mV @ 0.8 A enables use with tight input-output margins in multi-rail systems |
| Ceramic capacitor stability | Stable with ≥2.2 µF X7R/X5R ceramics - eliminates need for tantalum or electrolytic caps |
| Logic-controlled shutdown | VINH pin accepts standard CMOS/TTL levels - simplifies integration with host MCU GPIO |
| Fast dynamic response | Load/line transients settled in <15 µs - maintains core voltage during burst-mode processor activity |
| Thermal protection | Auto-shutdown at 170 °C junction with 10 °C hysteresis - prevents permanent damage during sustained overload |
Applications
| Automotive Infotainment SoC Power | Industrial PLC FPGA Core Supply |
|---|---|
Use Scenario: Powers ARM Cortex-A series application processors in head-unit designs requiring clean 1.2 V or 1.8 V core rails. IC Role / Device Role / Timing Role: Post-regulator for buck converter outputs; provides low-noise, low-ripple bias for sensitive digital cores. Use Value: 100 µVRMS output noise and 65 dB SVR ensure signal integrity and reduce bit-error rates in high-speed interfaces. | Use Scenario: Supplies 1.2 V core voltage to Xilinx Spartan-7 FPGA in programmable logic controllers operating at −40 to +85 °C ambient. IC Role / Device Role / Timing Role: Primary linear regulator for FPGA VCCINT rail; enabled/disabled via system controller GPIO. Use Value: 1 µA shutdown current extends backup battery life during firmware updates or safe-state hold. |
| Medical Imaging Sensor Interface | 5G Small Cell Baseband ASIC Supply |
Use Scenario: Delivers 2.5 V analog supply to high-resolution ADC front-ends in portable ultrasound equipment. IC Role / Device Role / Timing Role: Low-noise LDO for precision analog signal chain; decouples digital switching noise from sensor path. Use Value: 150 mV dropout allows operation from 3.3 V intermediate rail while maintaining >100 mV headroom across temperature. | Use Scenario: Provides 1.0 V core voltage to Intel/Broadcom baseband ASICs in outdoor small cell radios with thermal cycling. IC Role / Device Role / Timing Role: High-reliability linear regulator with thermal shutdown and current limit for mission-critical RF subsystems. Use Value: −40 to +125 °C qualification and 8 °C/W RthJC support continuous operation at 70 °C ambient with 2-layer PCB copper pour. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSM10803DCQRT | 0.5 A output, 200 mV dropout @ 0.5 A, fixed 3.3 V output only | Lacks adjustability and 0.8 A capability; suited for lower-power I/O rails | Select when fixed 3.3 V and reduced thermal load are acceptable trade-offs |
| MCP1826T-1802E/DB | 0.8 A output, 350 mV dropout @ 0.8 A, ±2% tolerance, no inhibit pin | No logic shutdown; higher dropout limits usable input range in low-voltage systems | Choose where shutdown control is unnecessary and 1.8 V fixed output suffices |
Compared with TSM10803DCQRT and MCP1826T-1802E/DB, LD39080DT18-R uniquely combines 0.8 A current, sub-200 mV dropout, adjustable output, and active-low inhibit-making it optimal for space-constrained, thermally demanding, and dynamically controlled embedded power rails.
Availability
LD39080DT18-R is available at Aetrix Electronics and suitable for automotive infotainment systems, industrial PLCs, and medical imaging devices requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LD39080DT18-R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for automotive, industrial, and consumer markets.
The LD39080 belongs to ST's high-performance LDO family engineered for low-noise, high-current post-regulation in mixed-signal systems where efficiency, thermal robustness, and supply rejection are critical.
FAQ
What is the minimum output capacitance required for stability?
The LD39080DT18-R requires a minimum 2.2 µF ceramic output capacitor with ESR below 100 mΩ for guaranteed stability across temperature and load. Lower ESR values extend the stable capacitance range downward per Figure 15–16 in the datasheet, but 2.2 µF is the validated baseline for all operating conditions.
Does LD39080DT18-R support fixed-output configurations?
No-LD39080DT18-R is the adjustable version (ADJ) with VREF = 1.22 V and output set via external resistor divider. Fixed-output variants like LD39080PT-R exist but differ in part number and pinout; this device uses the ADJ pin (Pin 5) for feedback and has no internal resistor network.
Can the inhibit pin be left unconnected?
No-the VINH pin (Pin 1) must never be left floating. It has no internal pull-up or pull-down. To enable continuous operation, tie VINH directly to VI. To disable, drive it to ≤0.3 V using a GPIO or open-drain driver; failure to bias this pin risks undefined regulator state and potential shoot-through.
Is thermal derating required above 85 °C ambient?
Yes-while rated for −40 to +125 °C junction temperature, ambient derating depends on PCB copper area and airflow. With 2-layer 1 oz Cu and no forced air, output current must be reduced above 70 °C ambient to maintain TJ < 125 °C, based on RthJA = 100 °C/W and power dissipation calculations per Section 4 of the datasheet.
LD39080DT18-R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.3V @ 800mA
- Current - Output:
- 800mA
- Current - Quiescent (Iq):
- 2.5 mA
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DPAK
LD39080DT18-R FAQ
1.How can I place an order for LD39080DT18-R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD39080DT18-R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD39080DT18-R reliable?
The price and inventory of LD39080DT18-R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD39080DT18-R is usually 5 days.
3.What payment methods are accepted for LD39080DT18-R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD39080DT18-R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD39080DT18-R?
LD39080DT18-R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD39080DT18-R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD39080DT18-R?
For technical support, including LD39080DT18-R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD39080DT18-R requirements.
6.How does Aetrix verify that LD39080DT18-R is sourced from the original manufacturer or authorized distributors?
All LD39080DT18-R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD39080DT18-R meets industry standards.
7.What is the process for return or replacement of LD39080DT18-R?
All LD39080DT18-R units undergo pre-shipment inspection (PSI). If there is an issue with LD39080DT18-R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD39080DT18-R part is unused and in its original packaging.
Return procedure for LD39080DT18-R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD39080DT18-R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

__2.jpg)