STMicroelectronics LD39080PT18-R
- Part No.:
- LD39080PT18-R
- Manufacturer:
- STMicroelectronics
- Package:
- TO-252-5, DPAK (4 Leads + Tab), TO-252AD
- Datasheet:
-
LD39080PT18-R.pdf
- Description:
- IC REG LINEAR 1.8V 800MA PPAK
- Quantity:
- Payment:

- Shipping:

Inventory:2,259
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD39080PT18-R from STMicroelectronics is an ultra-low-dropout BiCMOS linear voltage regulator delivering 0.8 A output current with 150 mV typical dropout at full load, ±1.5% output voltage tolerance at 25 °C, and 1 µA max off-mode quiescent current. It operates from 2.5 V to 6 V input, supports adjustable output (1.22–5.0 V), and is optimized for microprocessor and DSP core power in space-constrained industrial and automotive control units.
For engineers reviewing the LD39080PT18-R datasheet, LD39080PT18-R pinout, LD39080PT18-R application, or LD39080PT18-R equivalent, key selection criteria include guaranteed 0.8 A load capability, ceramic-capacitor stability, logic-controlled shutdown, thermal/current protection, and PPAK package thermal performance (RthJC = 8 °C/W).
Technical Context
The LD39080 employs a BiCMOS process enabling ultra-low quiescent current independent of load-1 mA typ. at 0.8 A-and fast transient response to line/load steps. Its error amplifier references a stable 1.22 V internal bandgap, supporting precise external resistor-set outputs via the ADJ pin.
It integrates thermal shutdown (170 °C trip, 10 °C hysteresis), short-circuit current limiting (1.6 A typ.), and inhibit logic with defined VIH/VIL thresholds (≥2 V / ≤0.3 V). Stability is ensured with ≥2.2 µF ceramic output capacitance and ESR constraints per Figure 15–16.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 0.8 A guaranteed-supports high-current digital loads without derating at 125 °C junction. |
| Dropout voltage | 150 mV typ. @ 0.8 A-enables 3.3 V output from 3.45 V input, maximizing battery runtime. |
| Quiescent current | 1 µA max. in off mode-critical for always-on subsystems in low-power IoT nodes. |
| Output voltage tolerance | ±1.5% @ 25 °C-ensures reliable core voltage margin for 1.8 V/2.5 V/3.3 V logic rails. |
| Input voltage range | 2.5 V to 6 V-compatible with Li-ion, USB, and post-regulated DC-DC outputs. |
| Operating temperature | −40 °C to +125 °C-qualified for under-hood automotive and industrial motor drive environments. |
| Supply rejection | 65 dB @ 120 Hz-suppresses ripple from upstream switching converters feeding sensitive analog circuits. |
Pinout & Package
LD39080PT18-R is housed in a thermally enhanced PPAK-5 (5-pin exposed pad) package with RthJC = 8 °C/W, enabling high-power dissipation in compact PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VINH | Inhibit control input | Active-high enable: ≥2 V turns regulator on; ≤0.3 V forces <1 µA shutdown-requires explicit bias, no internal pull-up/down. |
| 2 VI | Input voltage supply | Accepts 2.5–6 V; requires 1 µF ceramic capacitor placed ≤1 cm away to suppress high-frequency noise. |
| 3 GND | Power ground reference | Common return for input/output paths; must connect directly to exposed thermal pad for optimal thermal performance. |
| 4 VO | Regulated output | Delivers set output voltage; requires ≥2.2 µF ceramic capacitor with controlled ESR for stability across temperature. |
| 5 ADJ | Feedback reference node | Connects to resistor divider (VREF = 1.22 V); sets output as VO = 1.22 × (1 + R1/R2)-no internal feedback resistors. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 150 mV @ 0.8 A enables operation with minimal headroom-critical for single-cell Li-ion systems. |
| Ceramic capacitor stability | Stable with ≥2.2 µF X5R/X7R ceramics-eliminates need for bulkier tantalum or electrolytic capacitors. |
| BiCMOS process architecture | Maintains 1 mA quiescent current across full 0–0.8 A load range-unlike bipolar LDOs whose IQ rises with load. |
| Fast dynamic response | Load/line transients settled within microseconds-preserves voltage integrity during CPU burst activity. |
| Integrated protection | Thermal shutdown (170 °C), short-circuit current limit (1.6 A), and internal current foldback prevent fault propagation. |
Applications
| Microprocessor Core Supply | DSP Power Rail |
|---|---|
|
Use Scenario: Providing clean, low-noise 1.2 V or 1.8 V core voltage to ARM Cortex-M7 or RISC-V SoCs in edge AI modules. IC Role / Device Role / Timing Role: Primary linear regulator delivering tightly regulated core power with sub-100 µVRMS output noise. Use Value: Enables stable high-frequency CPU operation without voltage droop during 100+ mA load transients. |
Use Scenario: Powering TI C6000 or Analog Devices SHARC DSPs requiring 3.3 V I/O and 1.2 V core rails. IC Role / Device Role / Timing Role: Post-regulator after buck converter, rejecting switching ripple to meet DSP analog section PSRR specs. Use Value: 65 dB SVR at 120 Hz ensures ADC/DAC reference stability unaffected by upstream DC-DC noise. |
| Automotive Body Control Module | Industrial PLC I/O Isolation |
|
Use Scenario: Supplying 5.0 V to CAN transceivers and microcontrollers in under-dash BCMs operating at 125 °C ambient. IC Role / Device Role / Timing Role: High-reliability LDO with thermal shutdown and −40 to +125 °C qualification. Use Value: Guaranteed 0.8 A output at 125 °C junction enables single-regulator solution for multi-peripheral power domains. |
Use Scenario: Powering isolated RS-485 transceivers and optocoupler drivers in DIN-rail mounted PLC backplanes. IC Role / Device Role / Timing Role: Low-noise, logic-controllable supply enabling rapid power cycling of field-side circuitry. Use Value: 1 µA off-mode current minimizes standby loss across dozens of isolated I/O channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar adjustable LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B182MR-G | 0.5 A max output, 250 mV dropout @ 0.5 A, no inhibit pin, SOT-25 package | Limited to lower-current MCU peripherals; lacks enable control for power sequencing | Select when board space is constrained and full 0.8 A load is not required. |
| ON Semiconductor NCP114AMX180TBG | 0.3 A output, 120 mV dropout @ 0.3 A, 2.5 µA quiescent current in active mode, SOT-563 | Better dropout at light loads but insufficient for 0.8 A DSP cores; higher IQ reduces battery life | Prefer for ultra-low-power sensor nodes where peak current never exceeds 300 mA. |
Compared with XC6210B182MR-G and NCP114AMX180TBG, LD39080PT18-R uniquely combines 0.8 A delivery, 150 mV dropout, 1 µA off-mode, and PPAK thermal performance-making it the only option qualified for high-current, high-temperature, and power-gated embedded applications.
Availability
LD39080PT18-R is available at Aetrix Electronics and suitable for microprocessor core supplies, DSP power rails, and automotive body control modules requiring stable component supply with full production lifecycle support.
Supply support for LD39080PT18-R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The LD39080 belongs to ST's high-performance LDO portfolio targeting low-noise, high-current power delivery in thermally demanding embedded systems-designed specifically for replacing legacy bipolar regulators with BiCMOS efficiency.
FAQ
What is the minimum output capacitance required for stability?
The LD39080PT18-R requires a minimum 2.2 µF ceramic output capacitor with ESR between 5 mΩ and 100 mΩ for stability across −40 °C to +125 °C. Lower ESR values demand higher capacitance per Figure 15–16; X5R/X7R dielectrics are recommended. Tantalum capacitors may be used if ESR falls within the specified window.
Can the inhibit pin be left unconnected?
No-the VINH pin must never be left floating, as it has no internal pull-up or pull-down. Leaving it unconnected risks undefined output state and potential shoot-through or oscillation. If unused, tie VINH directly to VI to ensure continuous operation; for controlled shutdown, drive it with a clean logic signal meeting VIH ≥2 V and VIL ≤0.3 V.
How does the LD39080PT18-R handle thermal overload?
It features integrated thermal shutdown that disables the output when junction temperature reaches 170 °C, with 10 °C hysteresis. Recovery occurs only after temperature drops below 160 °C. This protection operates independently of current limit and remains active even during inhibit-off states, ensuring robustness in sealed enclosures or high-ambient environments.
Is the ADJ pin internally biased or does it require external components?
The ADJ pin is the error amplifier's inverting input and carries no internal bias-it requires an external resistor divider to set output voltage as VO = 1.22 V × (1 + R1/R2). R2 should be ≤4.7 kΩ to minimize noise sensitivity; both resistors must be placed close to the IC with Kelvin connections to GND to avoid regulation errors from trace resistance.
LD39080PT18-R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- TO-252-5, DPAK (4 Leads + Tab), TO-252AD
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.3V @ 800mA
- Current - Output:
- 800mA
- Current - Quiescent (Iq):
- 2.5 mA
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PPAK
LD39080PT18-R FAQ
1.How can I place an order for LD39080PT18-R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD39080PT18-R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD39080PT18-R reliable?
The price and inventory of LD39080PT18-R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD39080PT18-R is usually 5 days.
3.What payment methods are accepted for LD39080PT18-R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD39080PT18-R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD39080PT18-R?
LD39080PT18-R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD39080PT18-R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD39080PT18-R?
For technical support, including LD39080PT18-R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD39080PT18-R requirements.
6.How does Aetrix verify that LD39080PT18-R is sourced from the original manufacturer or authorized distributors?
All LD39080PT18-R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD39080PT18-R meets industry standards.
7.What is the process for return or replacement of LD39080PT18-R?
All LD39080PT18-R units undergo pre-shipment inspection (PSI). If there is an issue with LD39080PT18-R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD39080PT18-R part is unused and in its original packaging.
Return procedure for LD39080PT18-R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD39080PT18-R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

