STMicroelectronics LD39115J30R
- Part No.:
- LD39115J30R
- Manufacturer:
- STMicroelectronics
- Package:
- 4-UFBGA, FCBGA
- Datasheet:
-
LD39115J30R.pdf
- Description:
- IC REG LINEAR 3V 150MA 4FLIPCHIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,116
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD39115J30R from STMicroelectronics is a 150 mA ultra-low-noise, low-quiescent-current LDO voltage regulator with fixed 3.0 V output, 80 mV typical dropout at 100 mA, 20 µA typical quiescent current at no load, and 33 µVRMS noise (1–100 kHz). It operates from 1.5 V to 5.5 V input and supports logic-controlled shutdown for battery-powered mobile and portable systems.
For engineers reviewing the LD39115J30R datasheet, LD39115J30R pinout, LD39115J30R application, or LD39115J30R equivalent, key selection criteria include dropout performance under light-to-full load, sub-1 µA shutdown current, ±2.0% output accuracy at 25 °C, ceramic capacitor compatibility (1 µF COUT), and thermal/short-circuit protection in flip-chip packaging.
Technical Context
The LD39115J30R uses a bandgap reference and internal trimming network to maintain stable 3.0 V output across –40 °C to 125 °C junction temperature. Its enable-controlled NMOS pass transistor enables fast 30 µs turn-on and <1 µA off-mode current, while internal current limiting and thermal shutdown (160 °C trip, 20 °C hysteresis) ensure robust operation.
Supply voltage rejection is 74 dB at 1 kHz and 67 dB at 10 kHz (VOUT = 1.5 V), rolling off above 10 kHz; noise performance is optimized via internal filtering, achieving 33 µVRMS over 1–100 kHz with minimal external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 3.0 V ±2.0% at 25 °C - ensures precise rail generation for 3.3 V-tolerant I/O or core logic requiring tight regulation. |
| Max output current | 150 mA guaranteed - sufficient for powering RF transceivers, sensor interfaces, or MCU peripherals in compact portable devices. |
| Dropout voltage | 80 mV typ. at 100 mA - enables operation down to 3.08 V input, critical for single-cell Li-ion (3.0–4.2 V) or multi-cell alkaline systems. |
| Quiescent current | 20 µA typ. at no load; 35 µA typ. at 150 mA - minimizes standby power loss in always-on subsystems like real-time clocks or wake-up controllers. |
| Output noise | 33 µVRMS (1–100 kHz) - meets stringent analog/RF supply requirements for ADC references, audio codecs, or PLL VCOs. |
| Enable function | Logic-controlled shutdown (EN low = off) - reduces total current to ≤1 µA, enabling system-level power gating without external FETs. |
| Input voltage range | 1.5 V to 5.5 V - supports direct connection to LiFePO4, NiMH, or regulated DC-DC outputs without pre-regulation. |
| Operating temp | –40 °C to +125 °C junction - qualified for automotive cabin modules, industrial handhelds, and extended-temperature IoT edge nodes. |
Pinout & Package
LD39115J30R uses a flip-chip 4-bump package (0.8 × 0.8 mm, 0.4 mm pitch) with no exposed pad. The compact footprint supports high-density PCB layouts in space-constrained applications such as wearables and smart sensors.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A2 (EN) | Enable logic input | Active-high control: drives device into <1 µA shutdown when pulled low; compatible with 1.8 V/3.3 V GPIOs. |
| A1 (GND) | Ground reference | Common return path for input, output, and internal circuitry; requires low-impedance connection to minimize noise coupling. |
| B2 (IN) | Input voltage supply | Accepts 1.5–5.5 V DC; must be decoupled with ≥1 µF ceramic capacitor near the bump to suppress PSRR roll-off above 10 kHz. |
| B1 (OUT) | Regulated output | Delivers stable 3.0 V; stabilized by 1 µF ceramic capacitor; ESR < 2 Ω required for stability per Figure 35. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 80 mV typical at 100 mA enables >97% efficiency at full load from 3.08 V input - extends battery runtime in single-cell systems. |
| Ceramic capacitor compatible | Stable with 1 µF COUT (ESR < 2 Ω) - eliminates need for bulk tantalum or electrolytic capacitors, reducing BOM cost and board area. |
| Low-noise regulation | 33 µVRMS (1–100 kHz) - avoids post-LDO filtering for noise-sensitive analog blocks, simplifying power tree design. |
| Thermal & short-circuit protection | Internal foldback current limit and 160 °C thermal shutdown with 20 °C hysteresis - prevents damage during overload or poor heatsinking. |
| Wide temperature operation | Specified from –40 °C to +125 °C - supports deployment in automotive infotainment, industrial HMIs, and outdoor telemetry units. |
Applications
| Mobile Phone Power Management | Wearable Sensor Hub |
|---|---|
Use Scenario: Supplying 3.0 V to baseband processor I/O banks and SIM card interface in slim smartphone designs. IC Role / Device Role / Timing Role: Primary low-noise LDO delivering clean 3.0 V rail with fast transient response to burst-mode communication loads. Use Value: 80 mV dropout allows direct use of declining Li-ion voltage (down to 3.08 V), extending usable battery capacity by ~8% versus higher-dropout alternatives. | Use Scenario: Powering MEMS accelerometers, optical heart-rate sensors, and BLE radio in fitness trackers. IC Role / Device Role / Timing Role: Always-on supply for sensor fusion subsystems requiring <20 µA quiescent current and <33 µVRMS noise. Use Value: 1 µA max shutdown current enables multi-week shelf life; ceramic capacitor compatibility reduces solution size by 40% vs. traditional LDOs. |
| Industrial Handheld Terminal | Automotive Cabin Controller |
Use Scenario: Regulating 3.0 V for barcode scanner ASIC and touch controller in ruggedized field devices. IC Role / Device Role / Timing Role: Main system LDO with thermal protection active during extended scanning sessions in high-ambient environments. Use Value: 125 °C max junction rating and internal thermal shutdown prevent lockup during continuous operation at 50 °C ambient. | Use Scenario: Providing 3.0 V to CAN transceiver bias and microcontroller reset supervisor in dashboard clusters. IC Role / Device Role / Timing Role: Secondary LDO supporting safety-critical functions with AEC-Q100 stress qualification (via ST's automotive-grade variant lineage). Use Value: ±2.0% output tolerance ensures reliable reset assertion across temperature; 67 dB SVR at 10 kHz suppresses switching noise from adjacent DC-DC converters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B302MR-G | 300 mA output, 150 mV dropout at 200 mA, 1.0 µA shutdown current, SOT-25 package | Higher current capability but larger footprint; lacks integrated thermal shutdown | Select when >150 mA load or ultra-deep sleep (<1 µA) is required, and board space permits SOT-25. |
| Richtek RT9013-30GB | 250 mA output, 250 mV dropout at 250 mA, 25 µA quiescent current, SOT-23-5 package | Higher dropout and quiescent current; requires 2.2 µF output capacitor | Choose only if existing SOT-23-5 layout reuse is mandatory and 80 mV dropout is not critical. |
Compared with XC6210B302MR-G and RT9013-30GB, LD39115J30R delivers superior dropout (80 mV vs. ≥150 mV), lower noise (33 µVRMS vs. ≥50 µVRMS), and integrated thermal protection - making it optimal for space-constrained, battery-sensitive, and thermally demanding applications where reliability is non-negotiable.
Availability
LD39115J30R is available at Aetrix Electronics and suitable for mobile phone power management, wearable sensor hubs, industrial handheld terminals, and automotive cabin controllers requiring stable component supply across production lifecycles.
Supply support for LD39115J30R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The LD39115J series belongs to ST's ultra-low-noise LDO portfolio, engineered specifically for battery-powered portable electronics where minimal dropout, nanoscale quiescent current, and sub-50 µVRMS noise are essential for signal integrity and energy efficiency.
FAQ
What is the minimum input voltage required for LD39115J30R to regulate 3.0 V output?
The LD39115J30R requires an input voltage ≥3.08 V to maintain regulation at 100 mA load, based on its 80 mV typical dropout voltage. At lighter loads, regulation is sustained down to 3.02 V (20 mV dropout), and the absolute minimum operating input is 1.5 V - though regulation fails below VOUT + VDROP.
Can LD39115J30R be used with a 1 µF ceramic output capacitor?
Yes - the LD39115J30R is explicitly designed for stability with 1 µF ceramic capacitors (X5R/X7R, ESR < 2 Ω), as confirmed in Section 3 (Typical Application) and Figure 35 of the datasheet. No additional ESR or bulk capacitance is required.
Does LD39115J30R include thermal protection?
Yes - it integrates thermal shutdown that activates at 160 °C junction temperature with 20 °C hysteresis, plus constant-current short-circuit limiting (200 mA typical), both defined in Tables 3 and 6 of the datasheet. These protections operate independently of external circuitry.
How does the enable pin behave under varying temperature conditions?
The EN pin threshold varies with temperature: logic-high threshold ranges from 0.9 V (min) across –40 °C to +125 °C, and logic-low threshold stays ≤0.4 V. Figure 13 confirms stable enable behavior across the full operating range, with <100 nA input current ensuring minimal GPIO loading.
LD39115J30R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 4-UFBGA, FCBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.11V @ 100mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 50 µA
- Current - Supply (Max):
- 70 µA
- PSRR:
- 74dB ~ 67dB (1kHz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-FlipChip (0.79x0.79)
LD39115J30R FAQ
1.How can I place an order for LD39115J30R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD39115J30R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD39115J30R reliable?
The price and inventory of LD39115J30R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD39115J30R is usually 5 days.
3.What payment methods are accepted for LD39115J30R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD39115J30R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD39115J30R?
LD39115J30R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD39115J30R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD39115J30R?
For technical support, including LD39115J30R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD39115J30R requirements.
6.How does Aetrix verify that LD39115J30R is sourced from the original manufacturer or authorized distributors?
All LD39115J30R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD39115J30R meets industry standards.
7.What is the process for return or replacement of LD39115J30R?
All LD39115J30R units undergo pre-shipment inspection (PSI). If there is an issue with LD39115J30R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD39115J30R part is unused and in its original packaging.
Return procedure for LD39115J30R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD39115J30R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

