STMicroelectronics LD39150DT18-R
- Part No.:
- LD39150DT18-R
- Manufacturer:
- STMicroelectronics
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
LD39150DT18-R.pdf
- Description:
- IC REG LINEAR 1.8V 1.5A DPAK
- Quantity:
- Payment:

- Shipping:

Inventory:1,312
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD39150DT18-R from STMicroelectronics is a 1.8 V fixed-output, 1.5 A ultra-low-dropout linear regulator in DFN6 (3×3 mm) package, featuring 200 mV typical dropout at full load, 1 mA typical quiescent current in active mode, ±1.5% output voltage tolerance at 25 °C, and logic-controlled shutdown - designed for microprocessor core power supply in space-constrained embedded systems.
For engineers reviewing the LD39150DT18-R datasheet, LD39150DT18-R pinout, LD39150DT18-R application, or LD39150DT18-R equivalent, key selection criteria include dropout performance at 1.5 A, thermal resistance (RthJA = 40 °C/W with PCB ground plane), stability with 2.2 µF ceramic output capacitor, and inhibit input threshold compatibility with standard logic levels.
Technical Context
The LD39150DT18-R employs BiCMOS process technology to decouple quiescent current from load current, enabling stable 1 µA shutdown current independent of output loading. Its error amplifier drives an internal N-channel pass transistor with fast transient response optimized for dynamic CPU load steps.
It integrates thermal shutdown (170 °C trip, 10 °C hysteresis), current limiting (~3 A short-circuit protection), and requires no external compensation - operating stably with low-ESR ceramic capacitors as small as 2.2 µF on the output and 1 µF on the input, placed within 1 cm of respective pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V ±1.5% at 25 °C; supports microprocessor I/O and core rails requiring tight DC accuracy. |
| Max Output Current | 1.5 A guaranteed - sufficient for low-power ARM Cortex-M cores and DSPs without derating at 85 °C ambient. |
| Dropout Voltage | 200 mV typ. @ 1.5 A, 40 mV typ. @ 300 mA - enables operation from 2.5 V input down to 1.8 V output with >100 mV headroom margin. |
| Quiescent Current | 1 mA typ. @ 1.5 A load; 1 µA max @ 25 °C in shutdown - critical for battery-backed or always-on subsystems. |
| Input Voltage Range | 2.5 V to 6 V - compatible with single-cell Li-ion, 3.3 V system rails, and post-regulation after buck converters. |
| Thermal Resistance | RthJA = 40 °C/W (DFN6 with PCB ground plane) - allows 1.5 A continuous operation up to 85 °C ambient without heatsink. |
| Supply Rejection | 65 dB @ 120 Hz, 55 dB @ 1 kHz - suppresses switching noise from upstream DC/DC converters in mixed-signal systems. |
Pinout & Package
LD39150DT18-R is housed in a thermally enhanced DFN6 (3 × 3 mm) package with exposed thermal pad (TAB) electrically connected to GND. The 6-pin layout supports compact two-layer PCB routing and efficient heat dissipation via bottom-side copper pour.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - GND | Ground reference | Common return for input/output paths and internal circuitry; must be tied to low-impedance analog ground plane. |
| 2 - VINH | Inhibit control input | Active-low enable: device ON when ≥2 V, OFF when ≤0.3 V; not internally biased - requires explicit pull-up or driver. |
| 3 - VI | Input voltage supply | Accepts 2.5–6 V; requires 1 µF ceramic capacitor placed ≤1 cm away with dedicated ground trace. |
| 4 - VO | Regulated output | Delivers stable 1.8 V; requires ≥2.2 µF ceramic capacitor with ESR < 50 mΩ for stability across temperature/load. |
| 5 - VSENSE/N.C. | Feedback sense (fixed) / N.C. (adjustable) | Internally connected to VO in fixed versions; unused pin - must be left unconnected (not grounded or floated). |
| 6 - N.C. | No connect | Not bonded; electrically isolated - no routing or soldering required. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 200 mV @ 1.5 A enables use with minimal input–output differential, extending battery runtime in portable devices. |
| BiCMOS quiescent current architecture | Maintains 1 mA IQ regardless of load - eliminates efficiency penalty at light loads common in LDOs with bipolar pass elements. |
| Ceramic capacitor stability | Stable with ≥2.2 µF X5R/X7R ceramics - avoids costly tantalum or polymer capacitors and simplifies BOM. |
| Logic-compatible inhibit | 0.3 V/2 V thresholds interface directly with 1.8 V or 3.3 V GPIOs - enables precise power sequencing without level shifters. |
| Integrated protection | Thermal shutdown (170 °C) + current limit (~3 A) + internal soft-start - prevents damage during fault conditions without external circuitry. |
Applications
| Mobile Application Processor Core Supply | FPGA I/O Bank Regulation |
|---|---|
|
Use Scenario: Powering ARM Cortex-A/M series CPU cores in handheld medical monitors with 2.5 V battery input. IC Role / Device Role / Timing Role: Primary low-noise core LDO delivering 1.8 V at up to 1.5 A with fast load transient response to handle burst-mode execution. Use Value: 200 mV dropout preserves battery life by maximizing usable voltage range; 100 µVRMS output noise prevents digital timing jitter in high-speed interfaces. |
Use Scenario: Regulating 1.8 V I/O banks on Xilinx Artix-7 FPGA in industrial PLC modules with 3.3 V backplane supply. IC Role / Device Role / Timing Role: Post-regulator supplying clean, stable voltage to FPGA I/Os while rejecting ripple from upstream buck converter. Use Value: 65 dB PSRR at 120 Hz suppresses switching artifacts; ±1.5% tolerance ensures reliable LVCMOS18 signal integrity across -40 to 125 °C. |
| DSP Audio Signal Chain Power | Automotive ADAS Camera Module |
|
Use Scenario: Powering TI C55x DSP core and ADC/DAC peripherals in portable ultrasound transducer electronics. IC Role / Device Role / Timing Role: Low-noise, low-quiescent LDO providing 1.8 V for mixed-signal processing blocks sensitive to supply-induced distortion. Use Value: 100 µVRMS broadband noise (10 Hz–100 kHz) minimizes SNR degradation; 1 µA shutdown current extends standby time between scans. |
Use Scenario: Supplying 1.8 V to Sony IMX412 image sensor and MIPI CSI-2 serializer in automotive rear-view camera module. IC Role / Device Role / Timing Role: High-reliability LDO meeting AEC-Q100 Grade 2 (-40 to 105 °C) requirements for vision system power integrity. Use Value: RthJA = 40 °C/W enables full 1.5 A delivery at 105 °C ambient; integrated thermal shutdown prevents field failure under sustained overload. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6219B182MR-G | 1.5 A max, 180 mV dropout @ 1.5 A, RthJA = 60 °C/W (SOT-25), no inhibit pin | Lacks logic-controlled shutdown; requires external enable circuitry for power sequencing | Choose when board space permits SOT-25 and inhibit functionality is unnecessary. |
| ROHM BD39150GUL-E2 | 1.5 A max, 220 mV dropout @ 1.5 A, RthJA = 45 °C/W (HTSOP-J8), same pinout but larger package | Requires larger footprint and higher thermal pad area; offers identical electrical specs with different mechanical form factor | Choose when thermal margin is acceptable and HTSOP-J8 mounting is preferred over DFN6. |
Compared with XC6219B182MR-G and BD39150GUL-E2, LD39150DT18-R delivers superior thermal performance in minimal area (DFN6), integrated inhibit control without external components, and tighter output tolerance - making it optimal for space- and power-constrained microprocessor applications.
Availability
LD39150DT18-R is available at Aetrix Electronics and suitable for microprocessor core supplies, FPGA I/O regulation, and DSP audio signal chain power requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant variants for automotive-grade designs.
Supply support for LD39150DT18-R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The LD39150 belongs to ST's high-performance linear regulator product line, engineered specifically for low-voltage, high-current microprocessor and memory applications demanding ultra-low dropout, low noise, and robust thermal behavior.
FAQ
What is the minimum input voltage required for LD39150DT18-R to maintain regulation at 1.5 A?
The LD39150DT18-R requires a minimum input voltage of 2.5 V per datasheet specification. At 1.5 A load, its typical dropout is 200 mV, so regulation is maintained down to VI = 2.0 V - but 2.5 V is the absolute minimum rated input to guarantee all specifications including PSRR, line regulation, and thermal safety margins across temperature.
Can LD39150DT18-R operate with a 1 µF input capacitor and no output capacitor?
No. While a 1 µF ceramic input capacitor is mandatory and sufficient for stability, the device requires a minimum 2.2 µF ceramic output capacitor to ensure loop stability across all load and temperature conditions. Omitting CO causes oscillation and violates the stability region defined in Figures 15–16 of the datasheet.
Is the VSENSE pin on LD39150DT18-R connected internally or should it be externally wired?
For the fixed-output LD39150DT18-R, Pin 5 (VSENSE/N.C.) is internally connected to the VO pin and serves no external function. It must be left unconnected - neither grounded nor tied to any other node - as stated in Table 2 of the datasheet.
Does LD39150DT18-R meet AEC-Q100 qualification for automotive use?
The LD39150DT18-R is not AEC-Q100 qualified in its standard industrial grade. However, ST offers automotive-grade variants (e.g., LD39150DT18RQTR) with extended temperature range (-40 to 125 °C), enhanced ESD protection, and full AEC-Q100 Grade 2 qualification - available through authorized channels upon request.
LD39150DT18-R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.4V @ 1.5A
- Current - Output:
- 1.5A
- Current - Quiescent (Iq):
- 2.5 mA
- Current - Supply (Max):
- -
- PSRR:
- 65dB ~ 55dB (120Hz ~ 1kHz)
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DPAK
LD39150DT18-R FAQ
1.How can I place an order for LD39150DT18-R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD39150DT18-R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD39150DT18-R reliable?
The price and inventory of LD39150DT18-R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD39150DT18-R is usually 5 days.
3.What payment methods are accepted for LD39150DT18-R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD39150DT18-R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD39150DT18-R?
LD39150DT18-R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD39150DT18-R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD39150DT18-R?
For technical support, including LD39150DT18-R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD39150DT18-R requirements.
6.How does Aetrix verify that LD39150DT18-R is sourced from the original manufacturer or authorized distributors?
All LD39150DT18-R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD39150DT18-R meets industry standards.
7.What is the process for return or replacement of LD39150DT18-R?
All LD39150DT18-R units undergo pre-shipment inspection (PSI). If there is an issue with LD39150DT18-R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD39150DT18-R part is unused and in its original packaging.
Return procedure for LD39150DT18-R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD39150DT18-R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

__2.jpg)