STMicroelectronics LD39150PU33R
- Part No.:
- LD39150PU33R
- Manufacturer:
- STMicroelectronics
- Package:
- 6-VDFN Exposed Pad
- Datasheet:
-
LD39150PU33R.pdf
- Description:
- IC REG LINEAR 3.3V 1.5A 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:6,694
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD39150PU33R from STMicroelectronics is a fixed 3.3 V ultra-low-dropout linear regulator in DFN6 (3 × 3 mm) package, delivering up to 1.5 A output current with 200 mV typical dropout at full load, 1 mA typical quiescent current in active mode, and ±1.5% output voltage tolerance at 25 °C. It serves as a post-regulator for switching supplies and primary power source for low-voltage microprocessors and DSPs in automotive and industrial control systems.
For engineers reviewing the LD39150PU33R datasheet, LD39150PU33R pinout, LD39150PU33R application, or LD39150PU33R equivalent, key selection criteria include dropout voltage under 1.5 A load, thermal shutdown threshold at 170 °C, stability with 2.2 µF ceramic output capacitor, and logic-controlled inhibit functionality with 2 V turn-on threshold.
Technical Context
The LD39150PU33R employs a BiCMOS process enabling load-independent quiescent current-1 mA typ. at 1.5 A load-and fast dynamic response to line/load transients. Its internal error amplifier uses VSENSE feedback (pin 5 on DFN6) tied to VO for fixed versions, while ADJ variants use that pin as reference input.
It integrates thermal shutdown (170 °C trip, 10 °C hysteresis), short-circuit protection (3 A limit), and current limiting with 15 µs turn-off/turn-on delay. The inhibit pin (VINH, pin 2) controls ON/OFF state with TTL-compatible thresholds: ≥2 V for ON, ≤0.3 V for OFF; no internal pull-up/down requires explicit biasing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3 V ±1.5% at 25 °C; ensures stable core I/O rail for ARM Cortex-M microcontrollers |
| Max Output Current | 1.5 A guaranteed; supports high-current SoC domains without external pass transistor |
| Dropout Voltage | 200 mV typ. @ 1.5 A, 40 mV typ. @ 300 mA; enables operation from 3.5 V input to sustain 3.3 V rail under full load |
| Quiescent Current | 1 mA typ. @ 1.5 A load; minimizes idle power loss in always-on subsystems |
| Input Voltage Range | 2.5 V to 6 V; compatible with Li-ion battery (3.0–4.2 V), 5 V bus, and buck-converted 3.3 V supplies |
| Thermal Shutdown | 170 °C junction trip with 10 °C hysteresis; prevents latch-up during sustained overload or poor PCB heatsinking |
| Supply Rejection | 65 dB @ 120 Hz, 55 dB @ 1 kHz; suppresses ripple from upstream switching regulators |
Pinout & Package
LD39150PU33R is housed in a thermally enhanced DFN6 (3 × 3 mm) package with exposed thermal pad (TAB) electrically connected to GND. The 6-pin configuration supports compact layout and efficient heat dissipation via PCB ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Common analog/digital ground reference; connects to PCB ground plane and thermal pad |
| 2 | VINH | Inhibit control input; drives regulator into <1 µA shutdown when ≤0.3 V; must not float |
| 3 | VI | Main input supply (2.5–6 V); requires 1 µF ceramic capacitor placed ≤1 cm away |
| 4 | VO | Regulated 3.3 V output; requires ≥2.2 µF ceramic capacitor with ESR in stability region per Fig. 15 |
| 5 | VSENSE/N.C. | Feedback sense node-internally tied to VO for fixed 3.3 V version; not connected on ADJ variants |
| 6 | N.C. | No internal connection; left unconnected on PCB |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 200 mV @ 1.5 A enables use with <3.5 V inputs while maintaining 3.3 V output |
| BiCMOS architecture | Enables 1 mA quiescent current independent of load-critical for battery-backed real-time clocks |
| Ceramic capacitor stability | Stable with ≥2.2 µF X7R/X5R ceramic output cap-reduces BOM cost vs. tantalum |
| Logic-controlled shutdown | VINH pin accepts standard 0/3.3 V logic levels to reduce system standby current to <1 µA |
| Fast transient response | Load step recovery within microseconds-maintains voltage integrity during CPU burst activity |
Applications
| Microprocessor Core Supply | DSP Power Rail |
|---|---|
Use Scenario: Powers ARM Cortex-M4/M7 core domain requiring clean, low-noise 3.3 V at up to 1.2 A peak current. IC Role / Device Role / Timing Role: Primary LDO regulator providing regulated VDD_CORE with <100 µVRMS noise (10 Hz–100 kHz). Use Value: Enables deterministic CPU timing by eliminating supply-induced jitter and preventing brown-out during load transients. | Use Scenario: Supplies TI C6000 or Analog Devices SHARC DSP I/O banks operating at 3.3 V logic level. IC Role / Device Role / Timing Role: Low-noise post-regulator following a 5 V buck converter, rejecting switching ripple above 55 dB. Use Value: Prevents data corruption in high-speed parallel interfaces by maintaining PSRR >55 dB up to 1 kHz. |
| Automotive Body Control Module | Industrial PLC I/O Isolation |
Use Scenario: Powers CAN transceiver and microcontroller in AEC-Q100 qualified body control unit operating from 12 V battery via buck-LDO cascade. IC Role / Device Role / Timing Role: Final-stage 3.3 V regulator with -40 to 125 °C operation and thermal shutdown at 170 °C. Use Value: Ensures functional safety compliance by limiting junction temperature during prolonged overloads in sealed enclosures. | Use Scenario: Supplies isolated digital I/O drivers in DIN-rail mounted programmable logic controller with wide ambient range. IC Role / Device Role / Timing Role: High-reliability linear regulator with 1.5 A current capability and ±3% total output tolerance across -40 to 125 °C. Use Value: Guarantees consistent drive strength for optocoupler inputs despite input voltage sag or temperature drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B332MR-G | 300 mV dropout @ 1.5 A; 25 µA quiescent current; SOT-23-5 package | Limited to 500 mA max output; unsuitable for 1.5 A microprocessor rails | Select only for space-constrained, low-current sensor nodes where 3.3 V accuracy and thermal robustness are secondary |
| ROHM BD39150GUL | Same 3.3 V fixed output, 1.5 A rating, and DFN6 package-but 350 mV dropout @ 1.5 A and no inhibit pin | Lacks logic-controlled shutdown; requires external MOSFET for system-level power gating | Choose when board-level inhibit control is unnecessary and higher dropout is acceptable for cost-sensitive designs |
Compared with XC6210B332MR-G and BD39150GUL, LD39150PU33R uniquely combines 200 mV dropout at 1.5 A, integrated inhibit, and automotive-grade thermal shutdown-making it optimal for high-efficiency, safety-aware embedded power rails.
Availability
LD39150PU33R is available at Aetrix Electronics and suitable for microprocessor core supplies, DSP power rails, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LD39150PU33R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The LD39150 belongs to ST's high-performance LDO portfolio targeting low-power, high-reliability embedded systems-specifically engineered for microprocessor and DSP power delivery where ultra-low dropout, fast transient response, and thermal resilience are critical.
FAQ
What is the minimum input voltage required for LD39150PU33R to maintain regulation at 1.5 A?
The LD39150PU33R requires VI ≥ VO + VDROP = 3.3 V + 0.2 V = 3.5 V minimum to sustain 1.5 A output current while remaining in regulation. At lower input voltages, the device enters dropout and output voltage drops linearly with input.
Can LD39150PU33R operate without an input capacitor?
No. A minimum 1 µF ceramic input capacitor must be placed ≤1 cm from the VI pin and connected directly to GND. Omitting it risks instability, increased noise coupling, and potential damage during input voltage transients due to parasitic inductance.
Is the exposed thermal pad (TAB) on the DFN6 package required to be soldered to PCB ground?
Yes. The TAB is electrically connected to GND and serves as the primary thermal path. It must be fully soldered to a dedicated PCB ground plane with ≥4 thermal vias (0.3 mm diameter) to achieve the specified RthJA of 40 °C/W and prevent thermal shutdown under 1.5 A load.
Does LD39150PU33R require external resistors to set output voltage?
No. LD39150PU33R is a fixed-output variant-its 3.3 V regulation is factory-trimmed and does not use external feedback resistors. Only adjustable versions (e.g., LD39150PU-R) require R1/R2 divider networks connected to the VSENSE/ADJ pin.
LD39150PU33R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 6-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.4V @ 1.5A
- Current - Output:
- 1.5A
- Current - Quiescent (Iq):
- 2.5 mA
- Current - Supply (Max):
- -
- PSRR:
- 65dB ~ 55dB (120Hz ~ 1kHz)
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (3x3)
LD39150PU33R FAQ
1.How can I place an order for LD39150PU33R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD39150PU33R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD39150PU33R reliable?
The price and inventory of LD39150PU33R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD39150PU33R is usually 5 days.
3.What payment methods are accepted for LD39150PU33R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD39150PU33R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD39150PU33R?
LD39150PU33R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD39150PU33R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD39150PU33R?
For technical support, including LD39150PU33R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD39150PU33R requirements.
6.How does Aetrix verify that LD39150PU33R is sourced from the original manufacturer or authorized distributors?
All LD39150PU33R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD39150PU33R meets industry standards.
7.What is the process for return or replacement of LD39150PU33R?
All LD39150PU33R units undergo pre-shipment inspection (PSI). If there is an issue with LD39150PU33R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD39150PU33R part is unused and in its original packaging.
Return procedure for LD39150PU33R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD39150PU33R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

