STMicroelectronics LD39300DT18-R
- Part No.:
- LD39300DT18-R
- Manufacturer:
- STMicroelectronics
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
LD39300DT18-R.pdf
- Description:
- IC REG LINEAR 1.8V 3A DPAK
- Quantity:
- Payment:

- Shipping:

Inventory:4,282
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD39300DT18-R from STMicroelectronics is a 3A ultra-low-dropout linear voltage regulator with fixed 1.8V output, 200mV typical dropout at 3A load, ±1.5% output voltage tolerance at 25°C, and logic-controlled shutdown. It operates from 2.5V to 6V input and targets low-voltage microprocessor core supplies where low noise, fast transient response, and ceramic-capacitor stability are critical.
For engineers reviewing the LD39300DT18-R datasheet, LD39300DT18-R pinout, LD39300DT18-R application, or LD39300DT18-R equivalent, this page delivers verified electrical specs, DPAK package details, thermal and quiescent current behavior, inhibit control timing, and real-world use cases in DSP power domains and post-regulation of switching supplies.
Technical Context
The LD39300DT18-R uses a BiCMOS process to decouple quiescent current from load-maintaining 1.2mA typ. at 3A while dropping to ≤1µA in shutdown. Its error amplifier compares internal 1.22V reference against feedback (not required for fixed versions) and drives a PMOS pass transistor with low RDS(on) to achieve 40mV dropout at 600mA.
Stability is guaranteed with ≥4.7µF ceramic output capacitance and ESR <100mΩ; line/load transients settle within 20µs due to high loop bandwidth. The inhibit pin (VINH) requires external logic-level drive-no internal pull-up/down-and triggers fast current limiting before thermal shutdown at 170°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8V ±1.5% at 25°C; supports 1.22–5.0V adjustable variants via VSENSE pin. |
| Max Output Current | 3A guaranteed; internally current-limited with 6A short-circuit protection. |
| Dropout Voltage | 200mV typ. @ 3A, 40mV typ. @ 600mA-enables operation with minimal headroom from 2.5V input. |
| Quiescent Current | 1.2mA typ. @ 3A load; ≤1µA max in OFF mode-critical for battery-backed standby states. |
| Input Voltage Range | 2.5V to 6V DC-compatible with single-cell Li-ion, 3.3V/5V rails, and post-DCDC regulation. |
| Thermal Shutdown | 170°C junction temperature with 10°C hysteresis-prevents permanent damage during sustained overload. |
| Supply Rejection | 65dB @ 120Hz, 55dB @ 1kHz-suppresses ripple from upstream switching converters. |
Pinout & Package
LD39300DT18-R is housed in a thermally enhanced DPAK (TO-252-3) package with exposed drain pad for PCB heat sinking. RthJA = 100°C/W, RthJC = 8°C/W. Pin 1 = VINH (inhibit), Pin 2 = GND, Pin 3 = VO, Pin 4 = VI.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (VINH) | Inhibit control input | Active-high enable: ≥2V = ON, ≤0.3V = OFF; must not float; drives <±1µA. |
| Pin 2 (GND) | Analog ground reference | Common return for VI, VO, and VINH; separate low-impedance path required for stability. |
| Pin 3 (VO) | Regulated output | 1.8V source delivering up to 3A; requires ≥4.7µF ceramic capacitor placed ≤1cm away. |
| Pin 4 (VI) | Input supply | 2.5–6V source; requires ≥1µF ceramic capacitor located ≤1cm from pin with clean ground return. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 200mV @ 3A enables 1.8V output from 2.0V input-reduces power loss and heat generation. |
| Ceramic-capacitor stability | Guaranteed stable with ≥4.7µF X7R/X5R ceramics-eliminates need for bulkier tantalum or electrolytic caps. |
| Fast transient response | 20µs current-limit activation and sub-10µs load-step recovery-maintains core voltage during CPU burst loads. |
| Logic-controlled shutdown | VINH pin reduces IQ to ≤1µA-extends battery life in portable DSP/microcontroller sleep modes. |
| BiCMOS process architecture | Decouples quiescent current from load-ensures consistent 1.2mA IQ across full 10mA–3A range. |
Applications
| Microprocessor Core Supply | DSP Power Rail |
|---|---|
|
Use Scenario: Providing clean 1.8V core voltage to ARM Cortex-A/M series SoCs during dynamic frequency scaling. IC Role / Device Role / Timing Role: Primary linear regulator delivering low-noise, low-ripple power with fast load-step response to prevent core brownouts. Use Value: 65dB PSRR at 120Hz suppresses switching noise from upstream DC/DC; 20µs current limit prevents voltage droop during 0→3A transitions. |
Use Scenario: Powering TI C6000 or Analog Devices SHARC DSP cores requiring tight 1.8V tolerance and low thermal drift. IC Role / Device Role / Timing Role: Post-regulator stabilizing noisy switcher outputs; maintains ±1.5% accuracy over -40°C to 125°C. Use Value: ±1.5% output tolerance ensures reliable DSP boot and memory interface timing; 100°C/W RthJA allows convection-cooled PCB layout. |
| Post-Regulator for Switching Supplies | FPGA I/O Bank Supply |
|
Use Scenario: Cleaning residual ripple from 2.5V/3.3V buck converter outputs feeding sensitive analog subsystems. IC Role / Device Role / Timing Role: Low-noise LDO filtering high-frequency switching artifacts while maintaining fast line regulation. Use Value: 0.04% line regulation minimizes output shift when input varies from 2.5V to 6V; 100µVRMS noise avoids ADC quantization errors. |
Use Scenario: Delivering stable 1.8V to FPGA I/O banks with simultaneous switching noise immunity requirements. IC Role / Device Role / Timing Role: Local point-of-load regulator with dedicated ceramic decoupling to absorb SSN-induced current spikes. Use Value: 4.7µF ceramic stability margin ensures no oscillation under 3A pulsed loads; 170°C thermal shutdown protects FPGA from overtemperature events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSM1083-1.8 | 2.5A max output, 250mV dropout @ 2.5A, 2.5µA quiescent current in shutdown | Lacks inhibit pin; fixed 1.8V only; lower current rating limits use in high-core-count processors | Select when system lacks GPIO for shutdown control and 2.5A suffices for target load. |
| MCP1826-1802E/DB | 3A output, 300mV dropout @ 3A, 120µA quiescent current in shutdown, SOT-223 package | Higher dropout and QQ reduce efficiency in battery systems; smaller package limits thermal dissipation | Choose for space-constrained designs where 100°C/W thermal resistance is acceptable and shutdown current <1µA is non-critical. |
Compared with TSM1083-1.8 and MCP1826-1802E/DB, LD39300DT18-R offers superior dropout (200mV vs. ≥250mV), lower shutdown current (≤1µA vs. ≥2.5µA), and integrated inhibit control-making it optimal for thermally demanding, battery-sensitive, and dynamically controlled processor power rails.
Availability
LD39300DT18-R is available at Aetrix Electronics and suitable for microprocessor core supplies, DSP power rails, and post-regulation of switching supplies requiring stable component supply, long-term lifecycle support, and automotive-grade temperature range (-40°C to 125°C).
Supply support for LD39300DT18-R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The LD39300 belongs to ST's high-performance LDO family targeting low-noise, high-current, and ultra-low-dropout applications in advanced digital systems-including microprocessors, DSPs, FPGAs, and mixed-signal SoCs.
FAQ
What is the minimum input voltage required for LD39300DT18-R to maintain 1.8V output at 3A?
The minimum input voltage is calculated as VO + VDROP = 1.8V + 0.2V = 2.0V. However, per datasheet specifications, the device requires VI ≥ 2.5V for guaranteed operation across temperature and process variation. At 2.5V input, dropout margin is 0.7V-ensuring regulation stability even at worst-case 400mV dropout.
Can LD39300DT18-R be used with aluminum polymer capacitors instead of ceramic?
No-aluminum polymer capacitors are not recommended. The LD39300DT18-R's stability region (Figure 14/15) is defined for ceramic capacitors with ESR <100mΩ and CO ≥4.7µF. Aluminum polymer caps typically exceed 100mΩ ESR at low frequencies and may cause oscillation or poor transient response.
Is the inhibit pin (VINH) compatible with 1.8V logic levels?
No-VINH requires ≥2.0V to guarantee ON mode and ≤0.3V to guarantee OFF mode. A 1.8V logic high falls below the 2.0V threshold and may result in undefined or partial turn-on. Level-shifting circuitry or a 3.3V GPIO is required for reliable inhibit control.
Does LD39300DT18-R require an external resistor divider for 1.8V output?
No-the "DT" suffix denotes the fixed-output version. Pin 5 (VSENSE/N.C.) is not connected internally for LD39300DT18-R; no external feedback network is needed. Only adjustable versions (e.g., LD39300PT-R) require R1/R2 to set VO = 1.22V × (1 + R1/R2).
LD39300DT18-R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.4V @ 3A
- Current - Output:
- 3A
- Current - Quiescent (Iq):
- 5 µA
- Current - Supply (Max):
- 2.5 mA
- PSRR:
- 65dB ~ 55dB (120Hz ~ 1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DPAK
LD39300DT18-R FAQ
1.How can I place an order for LD39300DT18-R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD39300DT18-R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD39300DT18-R reliable?
The price and inventory of LD39300DT18-R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD39300DT18-R is usually 5 days.
3.What payment methods are accepted for LD39300DT18-R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD39300DT18-R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD39300DT18-R?
LD39300DT18-R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD39300DT18-R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD39300DT18-R?
For technical support, including LD39300DT18-R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD39300DT18-R requirements.
6.How does Aetrix verify that LD39300DT18-R is sourced from the original manufacturer or authorized distributors?
All LD39300DT18-R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD39300DT18-R meets industry standards.
7.What is the process for return or replacement of LD39300DT18-R?
All LD39300DT18-R units undergo pre-shipment inspection (PSI). If there is an issue with LD39300DT18-R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD39300DT18-R part is unused and in its original packaging.
Return procedure for LD39300DT18-R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD39300DT18-R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

__2.jpg)