STMicroelectronics LD3980PU135R
- Part No.:
- LD3980PU135R
- Manufacturer:
- STMicroelectronics
- Package:
- 6-VDFN Exposed Pad
- Datasheet:
-
LD3980PU135R.pdf
- Description:
- IC REG LINEAR 1.35V 300MA 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:5,764
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD3980PU135R from STMicroelectronics is a 1.35V fixed-output, 300mA low-dropout linear regulator in DFN6 (3x3) package, featuring 130mV typical dropout at full load, ±1.0% output accuracy at 25°C, 110µA typical quiescent current at no load, and logic-controlled active-low shutdown. It operates from 1.7V to 3.6V input and is optimized for battery-powered mobile phones and PDAs.
For engineers reviewing the LD3980PU135R datasheet, LD3980PU135R pinout, LD3980PU135R application, or LD3980PU135R equivalent, key selection criteria include ultra-low dropout under 300mA load, ceramic capacitor compatibility down to 1µF, thermal shutdown at 140°C, shutdown current below 0.5µA, and guaranteed stability across -40°C to 85°C ambient.
Technical Context
The LD3980PU135R uses a P-channel MOSFET pass element with precision bandgap reference (0.7V) and error amplifier feedback loop, enabling stable regulation with minimal headroom. Its internal current limiting caps peak output at 610mA and short-circuit current at 650mA.
Thermal protection activates at 140°C junction temperature with ~15°C hysteresis, causing pulsed output during sustained overload. Shutdown control is active-low on pin 5 (SHDN), reducing total supply current to ≤0.5µA when asserted.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.35V ±1.0% @ 25°C; ensures precise core voltage for low-power ASICs or RF ICs |
| Dropout Voltage | 130mV typ. @ 300mA; enables operation down to 1.48V input, critical for single-cell Li-ion discharge tail |
| Quiescent Current | 110µA typ. @ no load; minimizes standby power loss in always-on subsystems |
| Shutdown Current | 0.5µA max.; reduces system-level leakage during deep sleep modes |
| Output Capacitor | 1µF ceramic minimum; eliminates need for bulky tantalum, saves PCB area and cost |
| PSRR | 60dB @ 1kHz; suppresses battery ripple and switching noise from adjacent DC-DC converters |
| Thermal Shutdown | 140°C activation with 15°C hysteresis; provides self-recovering fault protection without external circuitry |
Pinout & Package
LD3980PU135R is housed in a thermally enhanced DFN6 (3mm × 3mm, 0.75mm height) package with exposed thermal pad. Pin 1 is OUT; pins 2–3 are NC; pin 4 is GND; pin 5 is SHDN (active-low); pin 6 is IN. The exposed pad must be soldered to PCB ground plane for optimal thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OUT) | Regulated output node | Delivers stable 1.35V to load; requires local 1µF ceramic decoupling |
| 2,3 (NC) | No connection | Internally unconnected; must remain floating or grounded per layout best practice |
| 4 (GND) | Power and signal reference | Primary return path; ties to thermal pad for heat dissipation and noise reduction |
| 5 (SHDN) | Active-low enable control | Pull ≤0.4V to disable regulator; pull ≥1.4V or tie to IN for always-on operation |
| 6 (IN) | Input supply rail | Accepts 1.7–3.6V; must be filtered before entering to maintain PSRR and stability |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 130mV @ 300mA enables use with aging batteries where input drops to 1.48V |
| Ceramic capacitor support | Stable with 1µF CO; eliminates ESR dependency and simplifies BOM vs. electrolytic/tantalum |
| Sub-µA shutdown | 0.5µA max. IQ in OFF mode extends shelf life and runtime in intermittent-use devices |
| Integrated thermal protection | Auto-recovering 140°C shutdown with 15°C hysteresis prevents permanent damage during overload |
| High PSRR at low VIN | 60dB @ 1kHz maintained even at 1.7V input-critical for noise-sensitive RF/analog blocks |
Applications
| Mobile Phone Baseband Power | Wireless Headset Audio Core |
|---|---|
|
Use Scenario: Powers baseband processor core rail in GSM/UMTS handsets operating from single-cell Li-ion (2.8–4.2V). IC Role / Device Role / Timing Role: Local LDO delivering clean, low-noise 1.35V to processor I/O or memory interface. Use Value: 130mV dropout allows >30min additional talk time near end-of-discharge; 60dB PSRR isolates digital switching noise from sensitive analog sections. |
Use Scenario: Supplies 1.35V to Bluetooth audio codec and DSP in compact wireless earbuds. IC Role / Device Role / Timing Role: Low-quiescent-current regulator enabling multi-day standby with sub-100µA system leakage. Use Value: 110µA no-load IQ and 0.5µA shutdown current directly extend battery life by >15% versus legacy LDOs. |
| PDA Application Processor Rail | Cordless Phone DECT Subsystem |
|
Use Scenario: Provides regulated 1.35V to ARM9-based application processor in handheld PDAs with QVGA displays. IC Role / Device Role / Timing Role: Primary core voltage source with fast transient response to handle burst-mode CPU loads. Use Value: 120µs turn-on time and 1µF ceramic compatibility ensure stable boot and responsive UI without voltage droop. |
Use Scenario: Powers DECT transceiver IC and microcontroller in eco-mode cordless phone handsets. IC Role / Device Role / Timing Role: Logic-controlled LDO enabling selective subsystem shutdown during idle periods. Use Value: Active-low SHDN pin allows MCU to cut regulator current to <0.5µA, reducing average system power by 22µW in standby. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6206P132MR | 1.32V output, 250mA rated, SOT-23-5 package, 250mV dropout @ 250mA | Limited to 250mA; less suitable for sustained 300mA loads in high-temp environments | Choose for space-constrained SOT-23 layouts where 30mA margin is acceptable |
| Richtek RT9193-13GB | 1.3V output, 300mA, SOT-23-5, 200mV dropout @ 300mA, 2.5µA shutdown current | Higher dropout and 5× higher shutdown IQ reduce battery runtime in deep-sleep systems | Prefer only if DFN6 footprint is unavailable and thermal performance is secondary |
Compared with XC6206P132MR and RT9193-13GB, LD3980PU135R delivers tighter output tolerance (±1.0%), lower dropout (130mV vs ≥200mV), and superior shutdown efficiency (0.5µA), making it optimal for high-accuracy, long-runtime battery applications where thermal management and ceramic capacitor integration are design priorities.
Availability
LD3980PU135R is available at Aetrix Electronics and suitable for mobile phone baseband power, wireless headset audio cores, PDA application processor rails, and cordless phone DECT subsystems requiring stable component supply, consistent parametric performance, and long-term lifecycle support.
Supply support for LD3980PU135R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The LD3980 belongs to ST's high-efficiency, low-IQ LDO portfolio targeting portable battery-powered equipment; it was engineered specifically to extend runtime while maintaining tight regulation under dynamic load and low-input-voltage conditions.
FAQ
What is the minimum input voltage required for stable 1.35V output at 300mA?
The LD3980PU135R requires a minimum input voltage of 1.48V (1.35V + 130mV dropout) to maintain regulation at 300mA load. Below this, output voltage collapses linearly with input; operation down to 1.7V input is specified, but usable headroom begins at 1.48V.
Can LD3980PU135R be used with aluminum polymer capacitors instead of ceramic?
Yes, aluminum polymer capacitors may be used if their ESR falls within 10–5000mΩ and capacitance is ≥1µF, but ceramic is strongly preferred: the device is characterized and guaranteed stable with 1µF X5R/X7R ceramics, which offer lower ESR, smaller size, and better high-frequency noise filtering than polymer alternatives.
How does the thermal shutdown behave during continuous overload?
When junction temperature exceeds 140°C, the LD3980PU135R disables the pass transistor and enters thermal shutdown. It remains off until temperature drops ~15°C, then re-enables-creating automatic on-off cycling. This protects against permanent damage but causes pulsed output; sustained overload must be addressed at system level.
Is the exposed thermal pad electrically connected internally?
No-the exposed pad on the DFN6 package is not electrically connected to any internal node; it is solely for thermal conduction. ST recommends soldering it to a large PCB ground plane using ≥4 thermal vias to maximize heat transfer and keep junction temperature within -40°C to 85°C operating range.
LD3980PU135R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 6-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 3.6V
- Voltage - Output (Min/Fixed):
- 1.35V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- 130 µA
- PSRR:
- 60dB ~ 58dB (1kHz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (3x3)
LD3980PU135R FAQ
1.How can I place an order for LD3980PU135R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD3980PU135R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD3980PU135R reliable?
The price and inventory of LD3980PU135R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD3980PU135R is usually 5 days.
3.What payment methods are accepted for LD3980PU135R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD3980PU135R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD3980PU135R?
LD3980PU135R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD3980PU135R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD3980PU135R?
For technical support, including LD3980PU135R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD3980PU135R requirements.
6.How does Aetrix verify that LD3980PU135R is sourced from the original manufacturer or authorized distributors?
All LD3980PU135R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD3980PU135R meets industry standards.
7.What is the process for return or replacement of LD3980PU135R?
All LD3980PU135R units undergo pre-shipment inspection (PSI). If there is an issue with LD3980PU135R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD3980PU135R part is unused and in its original packaging.
Return procedure for LD3980PU135R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD3980PU135R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

