STMicroelectronics LD3980PU18R
- Part No.:
- LD3980PU18R
- Manufacturer:
- STMicroelectronics
- Package:
- 6-VDFN Exposed Pad
- Datasheet:
-
LD3980PU18R.pdf
- Description:
- IC REG LINEAR 1.8V 300MA 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,975
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD3980PU18R from STMicroelectronics is a low-dropout linear regulator delivering 1.8 V at up to 300 mA with 130 mV typical dropout (at 300 mA), 110 µA typical quiescent current (no load), ±1.0% output voltage accuracy at 25°C, and stable operation with 1 µF ceramic output capacitor. It serves as a local power rail regulator in battery-powered portable electronics requiring ultra-low quiescent current and logic-controlled shutdown.
For engineers reviewing the LD3980PU18R datasheet, LD3980PU18R pinout, LD3980PU18R application, or LD3980PU18R equivalent, key selection criteria include dropout performance at light-to-full load, shutdown leakage (<0.5 µA), thermal protection behavior (140°C trip, 15°C hysteresis), and compatibility with minimal 1 µF ceramic CO.
Technical Context
The LD3980PU18R employs a P-channel MOSFET pass transistor with internal 0.7 V bandgap reference and error amplifier feedback loop, enabling regulation down to 1.7 V input while maintaining high PSRR (60 dB @ 1 kHz) even near dropout. Its shutdown function is active-low on SHDN pin, reducing supply current to ≤0.5 µA by disabling all internal biasing and the pass element.
It integrates three protection mechanisms: constant-current limiting (~650 mA short-circuit current), thermal overload shutdown (140°C junction trip with 15°C hysteresis), and internal power dissipation control governed by RthJA = 55°C/W. Output stability is guaranteed with 1–10 µF ceramic capacitors having ESR between 10–5000 mΩ.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V ±1.0% at 25°C; supports noise-sensitive digital cores and I/O rails requiring tight DC accuracy. |
| Dropout Voltage | 130 mV typ. at 300 mA; enables regulation from 1.93 V input - critical for single-cell Li-ion/Li-poly systems under discharge. |
| Quiescent Current | 110 µA typ. at no load; ensures >1-year battery life in standby mode for always-on subsystems. |
| Shutdown Current | ≤0.5 µA max; reduces system-level leakage during deep sleep without external disconnect switches. |
| PSRR | 60 dB @ 1 kHz; suppresses switching noise from upstream DC-DC converters feeding the LDO input. |
| Thermal Shutdown | 140°C trip with 15°C hysteresis; provides self-recovering fault protection during sustained overload or poor PCB thermal design. |
| Output Capacitor | 1 µF ceramic minimum; eliminates need for bulky tantalum or aluminum electrolytics, saving board space and cost. |
Pinout & Package
LD3980PU18R is housed in a thermally enhanced DFN6 (3 mm × 3 mm, 0.75 mm height) package with exposed thermal pad. Pin 1 is OUT; Pins 2 and 3 are NC; Pin 4 is GND; Pin 5 is SHDN (active-low enable); Pin 6 is IN. The exposed pad must be soldered to a PCB thermal plane for optimal power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OUT) | Regulated output voltage node | Supplies 1.8 V to load; requires local 1 µF ceramic decoupling placed within 2 mm of pin. |
| 2, 3 (NC) | No connection | Must remain unconnected; no internal bonding or functionality - floating or grounded both acceptable. |
| 4 (GND) | Power ground reference | Primary return path for load current and internal bias; must connect directly to low-impedance ground plane. |
| 5 (SHDN) | Active-low shutdown control | Pull ≤0.4 V to disable regulator; tie to IN or logic HIGH for normal operation; draws ≤100 nA. |
| 6 (IN) | Input voltage supply | Accepts 1.7–3.6 V; requires ≥1 µF ceramic input capacitor close to pin to limit ripple and improve transient response. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 130 mV @ 300 mA enables use with deeply discharged batteries (e.g., 1.93 V min input for 1.8 V out). |
| Low-noise operation | 110.7 µVRMS (10 Hz–100 kHz) supports analog sensors and RF front-ends without additional filtering. |
| Logic-controlled shutdown | Active-low SHDN pin reduces total system current to sub-µA level - essential for IoT endpoint sleep modes. |
| Ceramic capacitor compatible | Stable with 1 µF CO; eliminates ESR dependency and avoids aging/reliability issues of electrolytic types. |
| Integrated protections | Current limit (~650 mA), thermal shutdown (140°C), and safe power dissipation control prevent field failures. |
Applications
| Mobile Phone Baseband Power | Wireless Headset Audio Codec Supply |
|---|---|
|
Use Scenario: Powers baseband processor I/O and memory interface rails in GSM/UMTS smartphones operating from single-cell Li-ion battery (2.8–4.2 V). IC Role / Device Role / Timing Role: Local LDO providing clean, regulated 1.8 V for digital I/O domains with fast load transient response (Figure 10). Use Value: Maintains signal integrity during burst data transmission by rejecting switching noise from main PMIC and sustaining regulation down to 1.93 V input. |
Use Scenario: Supplies 1.8 V to stereo audio codec and Bluetooth radio in compact wireless headsets with tight space constraints. IC Role / Device Role / Timing Role: Low-noise, low-quiescent regulator enabling <1 µA system standby current when headset is in case. Use Value: Enables >10-day shelf life on single charge via 0.5 µA shutdown current and eliminates need for discrete enable FET. |
| PDA Application Processor Core | Cordless Phone DECT Transceiver Bias |
|
Use Scenario: Delivers 1.8 V to ARM9 application processor core and cache SRAM in legacy PDAs powered by dual AA alkaline cells (1.8–3.2 V). IC Role / Device Role / Timing Role: Primary core voltage regulator with thermal foldback to prevent overheating during extended UI rendering. Use Value: Guarantees 300 mA continuous delivery across full input range and temperature (−40°C to +85°C) without derating. |
Use Scenario: Provides stable 1.8 V bias to DECT transceiver RF synthesizer and modulator in eco-mode cordless handsets. IC Role / Device Role / Timing Role: Low-ESR-compatible LDO ensuring phase noise immunity for 1.88–1.90 GHz carrier generation. Use Value: Achieves 60 dB PSRR at 1 kHz to suppress DC-DC ripple that would otherwise degrade adjacent channel selectivity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout, low-quiescent LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6206P182MR | 1.8 V fixed, 150 mA max, 250 mV dropout @ 150 mA, 1 µA IQ, SOT-23-5 | Limited output current and higher dropout reduce suitability for 300 mA loads or low-VIN battery edge cases. | Select only if board space is constrained and load never exceeds 150 mA. |
| Diodes AP7361-18SG-7 | 1.8 V fixed, 300 mA, 250 mV dropout @ 300 mA, 60 µA IQ, SOT-25 | Higher dropout and lower PSRR (50 dB @ 1 kHz) compromise noise rejection in RF-sensitive designs. | Prefer where lowest possible quiescent current dominates over PSRR and dropout requirements. |
Compared with XC6206P182MR and AP7361-18SG-7, LD3980PU18R uniquely combines 300 mA capability, 130 mV dropout, and 60 dB PSRR in a DFN6 package - making it optimal for space-constrained, noise-critical, high-current portable applications.
Availability
LD3980PU18R is available at Aetrix Electronics and suitable for mobile phone baseband power, wireless headset audio codec supply, and PDA application processor core applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LD3980PU18R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The LD3980 belongs to ST's low-power linear regulator product line, engineered specifically for battery-operated portable equipment demanding ultra-low IQ, logic-controlled shutdown, and ceramic-capacitor stability.
FAQ
What is the minimum input voltage required for LD3980PU18R to maintain 1.8 V output at 300 mA?
The minimum input voltage is calculated as VOUT + VDROP = 1.8 V + 0.13 V = 1.93 V. At 300 mA load and −40°C to +85°C, the maximum dropout is 150 mV, so 1.95 V input guarantees regulation. Below this, output collapses linearly with input.
Can LD3980PU18R operate with a 0.47 µF ceramic output capacitor?
No. The datasheet specifies a minimum of 1 µF ceramic capacitor for stability. Using 0.47 µF risks oscillation or poor transient response, as confirmed by Figure 8 and Section 6.5, which define 1–10 µF as the validated range.
Is the exposed thermal pad on the DFN6 package electrically connected internally?
No. The exposed pad is a thermal slug only - not connected to any internal circuit node. It must be soldered to a PCB copper pour tied to GND for heat dissipation, but no electrical connection is required or recommended.
Does LD3980PU18R require an input capacitor, and if so, what value and type?
Yes. A minimum 1 µF ceramic capacitor is required at the IN pin, placed within 3 mm of the package. This stabilizes input impedance, limits ripple from upstream sources, and improves load transient response - per Figure 2 and Section 6.5 recommendations.
LD3980PU18R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 6-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 3.6V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.15V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- 130 µA
- PSRR:
- 60dB ~ 58dB (1kHz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (3x3)
LD3980PU18R FAQ
1.How can I place an order for LD3980PU18R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD3980PU18R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD3980PU18R reliable?
The price and inventory of LD3980PU18R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD3980PU18R is usually 5 days.
3.What payment methods are accepted for LD3980PU18R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD3980PU18R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD3980PU18R?
LD3980PU18R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD3980PU18R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD3980PU18R?
For technical support, including LD3980PU18R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD3980PU18R requirements.
6.How does Aetrix verify that LD3980PU18R is sourced from the original manufacturer or authorized distributors?
All LD3980PU18R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD3980PU18R meets industry standards.
7.What is the process for return or replacement of LD3980PU18R?
All LD3980PU18R units undergo pre-shipment inspection (PSI). If there is an issue with LD3980PU18R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD3980PU18R part is unused and in its original packaging.
Return procedure for LD3980PU18R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD3980PU18R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

