STMicroelectronics LD56020J100R
- Part No.:
- LD56020J100R
- Manufacturer:
- STMicroelectronics
- Package:
- 4-XFBGA
- Datasheet:
-
LD56020J100R.pdf
- Description:
- LOW INPUT VOLTAGE 200 MA ULTRA L
- Quantity:
- Payment:

- Shipping:

Inventory:4,490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD56020J100R from STMicroelectronics is a 1.0 V, 200 mA ultra-low-noise low-dropout (LDO) voltage regulator in Flip-chip4 (0.65 × 0.65 mm²) package, featuring 190 mV max dropout at 200 mA, ±2% output voltage tolerance over temperature, and 8.8 µVRMS output noise (10 Hz–100 kHz). It delivers stable power to image sensors and RF modules in space-constrained mobile devices.
For engineers reviewing the LD56020J100R datasheet, LD56020J100R pinout, LD56020J100R application, or LD56020J100R equivalent, key selection criteria include ultra-low quiescent current (18 µA typ. at no load), logic-controlled shutdown (<0.1 µA off-state), active output discharge, and thermal shutdown with 160 °C trip point.
Technical Context
The LD56020J100R employs a PMOS pass transistor architecture enabling ultra-low dropout and high PSRR (95 dB at 1 kHz). Its internal bandgap reference and error amplifier maintain tight output regulation across input voltage (1.1–5.5 V), load (0–200 mA), and temperature (−40 to +125 °C).
It integrates enable control with internal 1 MΩ pull-down, NC pin (not internally connected), and an exposed pad requiring GND connection for thermal and electrical integrity. The device stabilizes with ≥0.7 µF ceramic capacitors on both input and output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | 1.0 V fixed, ±2% accuracy over full temperature range ensures stable biasing for sensitive analog/RF circuitry |
| Max dropout voltage | 190 mV at 200 mA load enables operation from 1.19 V input-critical for single-cell Li-ion or Li-poly battery systems |
| Output noise | 8.8 µVRMS (10 Hz–100 kHz) minimizes phase noise in VCOs and jitter in high-speed ADCs/DACs |
| Quiescent current | 18 µA typical at no load extends battery life in always-on sensor and standby subsystems |
| PSRR | 95 dB at 1 kHz suppresses switching noise from adjacent DC-DC converters feeding shared input rails |
| Enable threshold | VEN(H) ≥ 0.7 V; VEN(L) ≤ 0.2 V supports direct interfacing with 1.2 V/1.8 V GPIO without level-shifting |
| Thermal shutdown | 160 °C trip with 20 °C hysteresis prevents permanent damage during sustained overload or poor PCB thermal design |
Pinout & Package
LD56020J100R uses the Flip-chip4 package (0.65 × 0.65 mm², 0.41 mm typical height), optimized for minimal PCB footprint and enhanced thermal performance via exposed die attach pad connected to GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input supply voltage | Accepts 1.1–5.5 V; requires ≥0.7 µF ceramic capacitor close to pin for stability and transient response |
| VOUT | Regulated output voltage | Delivers 1.0 V ±2% at up to 200 mA; connects to load and ≥0.7 µF ceramic output capacitor |
| GND | Ground reference | Common return path for input/output currents; must be tied to PCB ground plane and exposed pad |
| EN | Enable control input | Active-high logic input; internal 1 MΩ pull-down ensures default-off state; drives <0.5 µA |
| NC | No connect | Not internally bonded; may be left floating or tied to GND for mechanical stability-no electrical function |
| Exposed pad | Thermal & electrical ground | Must be soldered to solid GND copper area; critical for thermal dissipation (RthJA = 210 °C/W) and EMI reduction |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low noise regulation | 8.8 µVRMS output noise enables clean power for RF front-ends and precision analog signal chains |
| Logic-controlled shutdown | EN pin reduces total current to <0.1 µA, supporting deep-sleep modes in battery-powered imaging systems |
| Active output discharge | Internally discharges VOUT when disabled, preventing unintended biasing of downstream circuitry during power sequencing |
| Short-circuit foldback | Limits output current to ~100 mA under short-circuit, reducing power dissipation and thermal stress during fault conditions |
| Stable with small ceramics | Works with ≥0.7 µF X5R/X7R MLCCs on input and output-eliminates need for bulky tantalum or electrolytic capacitors |
Applications
| Smartphone Image Sensor Power | VCO Bias Supply |
|---|---|
|
Use Scenario: Powers CMOS image sensor analog core and PLL circuits in flagship smartphones. IC Role / Device Role / Timing Role: Low-noise LDO delivering stable 1.0 V to sensor pixel array and timing generator. Use Value: 8.8 µVRMS noise prevents fixed-pattern noise and temporal noise degradation in low-light imaging. |
Use Scenario: Supplies clean bias voltage to voltage-controlled oscillator (VCO) in 5G RF transceivers. IC Role / Device Role / Timing Role: Ultra-low-noise post-regulator for VCO core, decoupling it from noisy switched-mode power supplies. Use Value: 95 dB PSRR at 1 kHz suppresses DC-DC ripple, directly improving VCO phase noise by >3 dB at 100 kHz offset. |
| Tablet Camera Module | Low-Power IoT Sensor Node |
|
Use Scenario: Powers multi-lens camera module with autofocus actuators and ISP in compact tablets. IC Role / Device Role / Timing Role: Primary 1.0 V rail for image signal processor I/O and sensor interface logic. Use Value: 190 mV dropout allows operation down to 1.19 V input-enabling longer runtime from partially discharged batteries. |
Use Scenario: Powers MEMS accelerometer, temperature sensor, and BLE SoC in coin-cell–powered wearables. IC Role / Device Role / Timing Role: Always-on LDO supplying 1.0 V to sensor analog front-end and wake-up controller. Use Value: 18 µA quiescent current extends 10-year shelf life in maintenance-free industrial monitoring nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B102MR-G | 1.0 V fixed, SOT-25 package (2.9 × 2.8 mm²), 250 mV dropout at 200 mA, 12 µVRMS noise | Larger footprint, higher thermal resistance (300 °C/W), no active discharge | Choose for cost-sensitive designs where board space and ultra-low noise are secondary to BOM simplicity |
| Analog Devices ADP160AUJZ-1.0-R7 | 1.0 V fixed, TSOT-5 package (2.1 × 1.6 mm²), 175 mV dropout at 150 mA, 22 µVRMS noise | Lower max current (150 mA), higher noise, no enable pin-requires external MOSFET for shutdown | Choose when thermal performance is less critical and system-level enable control is already implemented externally |
Compared with LD56020J100R, the XC6210B102MR-G trades 0.65 mm² footprint and active discharge for lower noise but sacrifices 30% smaller size and integrated shutdown; the ADP160AUJZ-1.0-R7 offers comparable dropout but lacks enable control and delivers only 75% of the rated output current.
Availability
LD56020J100R is available at Aetrix Electronics and suitable for smartphone image sensor power, VCO bias supply, tablet camera modules, and low-power IoT sensor nodes requiring stable component supply with guaranteed long-term availability.
Supply support for LD56020J100R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for automotive, industrial, and consumer markets.
The LD56020 belongs to ST's ultra-low-noise LDO family, engineered specifically for noise-sensitive RF, imaging, and precision analog applications in battery-powered portable electronics.
FAQ
What is the minimum input voltage required for LD56020J100R to regulate 1.0 V output at 200 mA?
The minimum input voltage is 1.19 V, derived from the maximum dropout voltage of 190 mV at 200 mA load (1.0 V + 0.19 V). Operation below this voltage results in unregulated output, as confirmed in Table 4 of DS13164 Rev 2 (dropout voltage specification at IOUT = 0.2 A, VOUT = 1.2 V and extrapolated for 1.0 V).
Can LD56020J100R be used without an output capacitor?
No. An output capacitor ≥0.7 µF is mandatory for stability, per Table 5 in DS13164 Rev 2. Omitting it causes oscillation and excessive output voltage ripple, verified by stability plane analysis in Figure 23 and application diagram requirements in Figure 3.
Is the NC pin on LD56020J100R required to be connected to ground?
No-the NC pin is not internally connected and has no electrical function. It may be left floating or tied to GND for mechanical reinforcement, as stated in Table 1 (Pin Description) of DS13164 Rev 2. Connecting it to GND does not affect performance or reliability.
Does LD56020J100R support adjustable output voltage?
No. LD56020J100R is a fixed 1.0 V output device. While the LD56020 family offers other fixed voltages (e.g., 1.1 V, 1.2 V, 1.8 V) and custom steps on request, the J100R variant has no feedback pin or external resistor network capability-confirmed by pinout (VIN, VOUT, GND, EN, NC) and block diagram in Figure 1.
LD56020J100R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 4-XFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.09V @ 50mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 25 µA
- Current - Supply (Max):
- -
- PSRR:
- 90dB ~ 55dB (100Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Temperature
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-FlipChip (0.69x0.69)
LD56020J100R FAQ
1.How can I place an order for LD56020J100R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD56020J100R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD56020J100R reliable?
The price and inventory of LD56020J100R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD56020J100R is usually 5 days.
3.What payment methods are accepted for LD56020J100R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD56020J100R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD56020J100R?
LD56020J100R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD56020J100R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD56020J100R?
For technical support, including LD56020J100R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD56020J100R requirements.
6.How does Aetrix verify that LD56020J100R is sourced from the original manufacturer or authorized distributors?
All LD56020J100R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD56020J100R meets industry standards.
7.What is the process for return or replacement of LD56020J100R?
All LD56020J100R units undergo pre-shipment inspection (PSI). If there is an issue with LD56020J100R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD56020J100R part is unused and in its original packaging.
Return procedure for LD56020J100R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD56020J100R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

