STMicroelectronics LD56050DPU110R
- Part No.:
- LD56050DPU110R
- Manufacturer:
- STMicroelectronics
- Package:
- 4-XDFN Exposed Pad
- Datasheet:
-
LD56050DPU110R.pdf
- Description:
- IC REG LINEAR 1.1V 500MA 4DFN
- Quantity:
- Payment:

- Shipping:

Inventory:6,448
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD56050DPU110R from STMicroelectronics is a 500 mA ultra-low-dropout linear voltage regulator with NMOS pass transistor, bias supply pin (VBIAS), and active output discharge. It delivers 1.10 V output with ±1.5% tolerance over temperature, 80 mV typical dropout at 500 mA, and 27 µA no-load ground current. Designed for space-constrained battery-powered systems such as mobile phones and camera modules.
For engineers reviewing the LD56050DPU110R datasheet, LD56050DPU110R pinout, LD56050DPU110R application, or LD56050DPU110R equivalent, key selection criteria include bias-supply-enabled ultra-low-drop performance, thermal shutdown behavior, EN-controlled shutdown current (<0.1 µA), and DFN4 1.2×1.2 mm package compatibility with ceramic output capacitors ≥1.0 µF.
Technical Context
The LD56050DPU110R uses an NMOS pass element whose gate is driven by a dedicated VBIAS pin-enabling stable regulation even when VIN approaches VOUT (e.g., 1.35 V input for 1.10 V output). This architecture achieves 80 mV dropout at full 500 mA load and supports bias voltages as low as VOUT + 1.4 V (≥2.5 V for 1.10 V output).
It integrates logic-controlled enable (EN), internal current limiting with foldback, thermal shutdown at 160 °C (20 °C hysteresis), and an output discharge MOSFET (RON = 110 Ω) activated during shutdown. Stability is ensured with ≥1.0 µF X5R/X7R ceramic output capacitance and ESR between 3–300 mΩ.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | 1.10 V fixed, ±0.5% at 25 °C, ±1.5% over –40 to 85 °C - enables precise core/sensor rail regulation |
| Dropout voltage | 80 mV typ. at 500 mA - allows operation with minimal headroom (e.g., 1.18 V input sustains 1.10 V output) |
| Quiescent current | 27 µA typ. at no load - extends battery life in always-on subsystems |
| Shutdown current | <0.1 µA total (VEN = GND) - critical for long-term storage or deep-sleep modes |
| VBIAS requirement | VOUT + 1.4 V min. (≥2.5 V for 1.10 V output) - decouples control circuitry from noisy power rails |
| Output discharge | Integrated 110 Ω MOSFET - discharges output capacitor rapidly on disable, preventing residual voltage hold-up |
| Thermal shutdown | 160 °C junction trip, 20 °C hysteresis - protects against sustained overload or poor PCB thermal design |
Pinout & Package
LD56050DPU110R is housed in a thermally enhanced DFN4 1.2 × 1.2 mm package (0.45 mm height, 4-pin, exposed thermal pad), compatible with standard reflow profiles and optimized for high-density portable PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT (Pin 1) | Regulated output | Delivers stable 1.10 V; requires ≥1.0 µF ceramic capacitor to GND for loop stability |
| VBIAS (Pin 2) | Bias supply input | Powers internal control circuitry; must be ≥VOUT + 1.4 V (≥2.5 V); ties to VIN if compliant |
| EN (Pin 3) | Enable logic input | Active-high; no internal pull-up - must be driven externally; <0.4 V = shutdown, >0.9 V = active |
| VIN (Pin 4) | Main power input | Accepts 0.8–5.5 V; supplies NMOS drain; requires ≥1 µF ceramic capacitor to GND |
| GND (Pin 5) | Common reference | Signal and power ground; connects to exposed thermal pad for optimal heat dissipation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 80 mV at 500 mA enables use with single-cell Li-ion (3.0–4.2 V) or coin-cell (2.0–3.6 V) inputs |
| VBIAS architecture | Separate bias rail isolates gate drive from input ripple, ensuring consistent regulation under dynamic VIN |
| Active output discharge | 110 Ω integrated MOSFET discharges COUT within milliseconds upon EN deactivation - prevents back-powering |
| Foldback current limit | ISC = 365–500 mA at VOUT = 0 V reduces power dissipation during short-circuit, enhancing reliability |
| Low-noise operation | 38 µVRMS output noise (10 Hz–100 kHz) supports noise-sensitive analog/RF circuits without extra filtering |
Applications
| Mobile Phone Core Rail | Camera Module Power |
|---|---|
|
Use Scenario: Supplying 1.10 V to application processor cores or ISP blocks during burst capture mode. IC Role / Device Role / Timing Role: Primary LDO delivering clean, low-noise 1.10 V with fast transient response to load steps up to 500 mA. Use Value: 80 mV dropout preserves battery runtime; 27 µA quiescent current minimizes standby drain; EN pin enables precise power sequencing. |
Use Scenario: Powering CMOS image sensor analog front-end and PLL circuits in smartphone rear cameras. IC Role / Device Role / Timing Role: Low-noise, high-accuracy voltage source with tight ±1.5% tolerance across temperature for pixel uniformity. Use Value: 38 µVRMS noise ensures low temporal noise; VBIAS isolation rejects digital switching noise from main SoC rail. |
| Tablet SOC I/O Domain | Wearable Battery Management |
|
Use Scenario: Regulating 1.10 V for memory interface I/O banks in tablets operating from shared 3.3 V PMIC rail. IC Role / Device Role / Timing Role: Secondary LDO providing isolated, low-ESR supply with fast turn-on time (110 µs) for dynamic voltage scaling. Use Value: 110 µs turn-on meets DDR timing requirements; DFN4 1.2×1.2 mm footprint saves board area in thin form factors. |
Use Scenario: Powering fuel gauge IC and BLE radio in compact wearables using single 3.0 V lithium-polymer cell. IC Role / Device Role / Timing Role: High-efficiency LDO maintaining regulation down to 1.18 V input while drawing only 27 µA idle current. Use Value: Ultra-low dropout extends usable battery range; <0.1 µA shutdown current enables multi-year shelf life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-dropout LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B112MR-G | 1.1 V fixed, 150 mA output, no VBIAS pin, 60 mV dropout at 100 mA - lacks bias architecture and 500 mA capability | Suitable only for sub-200 mA loads; cannot replace LD56050DPU110R in high-current camera or processor rails | Select only for cost-sensitive, low-current sensor rails where VBIAS decoupling is unnecessary |
| Richtek RT9080L-11PUF | 1.1 V fixed, 500 mA, no VBIAS, 120 mV dropout at 500 mA, 45 µA quiescent - higher dropout and quiescent current | Acceptable for general-purpose 1.1 V rails but less efficient in low-headroom battery operation | Choose when VBIAS complexity is undesirable and 120 mV dropout is acceptable for system VIN margin |
Compared with XC6210B112MR-G and RT9080L-11PUF, the LD56050DPU110R uniquely combines 500 mA capability, 80 mV dropout, and VBIAS-enabled ultra-low-input operation - making it irreplaceable in high-efficiency, space-constrained mobile power designs requiring guaranteed 1.10 V accuracy under dynamic load and thermal stress.
Availability
LD56050DPU110R is available at Aetrix Electronics and suitable for mobile phone core rails, camera module power, and wearable battery management systems requiring stable component supply, long-lifecycle support, and RoHS-compliant DFN packaging.
Supply support for LD56050DPU110R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for automotive, industrial, and consumer markets.
The LD56050 series belongs to ST's high-accuracy, ultra-low-dropout LDO portfolio, engineered specifically for battery-powered portable electronics demanding minimal voltage headroom, nanoscale quiescent current, and robust protection features.
FAQ
What is the minimum required VBIAS voltage for LD56050DPU110R?
The minimum VBIAS voltage is VOUT + 1.4 V, which equals 2.5 V for the 1.10 V output version. This ensures proper gate biasing of the NMOS pass transistor. If VIN meets this condition, VBIAS may be tied directly to VIN; otherwise, a separate low-noise bias source is required.
Can LD56050DPU110R operate with input voltage below 1.10 V?
No. The absolute minimum operating input voltage is VOUT + VDROP, and the datasheet specifies VIN must be ≥VOUT + 0.3 V for functional operation. With 80 mV typical dropout, the practical lower limit is ~1.18 V input to sustain regulated 1.10 V output at 500 mA.
Is an external resistor needed for the EN pin?
Yes. The EN pin has no internal pull-up; leaving it floating risks undefined operation. A pull-up resistor to VIN or VBIAS (typically 100 kΩ) is required to ensure reliable startup. Driving EN directly from a GPIO is also valid, provided logic levels meet VIL ≤ 0.4 V and VIH ≥ 0.9 V.
Does the output discharge function require external components?
No. The 110 Ω discharge MOSFET is fully integrated. When EN is pulled low, the internal switch automatically connects VOUT to GND, discharging the output capacitor without external circuitry. No additional resistors or FETs are needed - simplifying layout and reducing BOM count.
LD56050DPU110R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 4-XDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.1V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- 40 µA
- Current - Supply (Max):
- -
- PSRR:
- 75dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-DFN (1.2x1.2)
LD56050DPU110R FAQ
1.How can I place an order for LD56050DPU110R through Aetrix?
Please submit a Request for Quotation (RFQ) for LD56050DPU110R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD56050DPU110R reliable?
The price and inventory of LD56050DPU110R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD56050DPU110R is usually 5 days.
3.What payment methods are accepted for LD56050DPU110R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD56050DPU110R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD56050DPU110R?
LD56050DPU110R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD56050DPU110R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD56050DPU110R?
For technical support, including LD56050DPU110R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD56050DPU110R requirements.
6.How does Aetrix verify that LD56050DPU110R is sourced from the original manufacturer or authorized distributors?
All LD56050DPU110R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD56050DPU110R meets industry standards.
7.What is the process for return or replacement of LD56050DPU110R?
All LD56050DPU110R units undergo pre-shipment inspection (PSI). If there is an issue with LD56050DPU110R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD56050DPU110R part is unused and in its original packaging.
Return procedure for LD56050DPU110R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD56050DPU110R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

