Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

STMicroelectronics LD56100DPU25R

Name: LD56100DPU25R
Brand: STMicroelectronics
SKU: LD56100DPU25R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LD56100DPU25R

Manufacturer:: STMicroelectronics

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 8-XFDFN Exposed Pad

Datasheet:: LD56100DPU25R.pdf

Description:: IC REG LINEAR 2.5V 1A 8DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,278

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LD56100DPU25R from STMicroelectronics is a 1 A ultra-low-noise, low-dropout linear voltage regulator delivering 2.5 V output with ±1% accuracy across -40 °C to +85 °C, 120 mV typical dropout at 1 A/3.3 V (scalable per VOUT), and 13 µV_RMS noise (10 Hz–100 kHz). It operates from 1.8–5.5 V input, features logic-controlled shutdown (<0.1 µA standby), internal soft-start, and optional output discharge-designed for camera sensor power in mobile phones and tablets.

For engineers reviewing the LD56100DPU25R datasheet, LD56100DPU25R pinout, LD56100DPU25R application, or LD56100DPU25R equivalent, key selection criteria include dropout performance at 2.5 V load, ceramic capacitor compatibility (1 µF min), thermal protection behavior at 125 °C junction, and LCON-configurable current limit (1 A / 0.5 A).

Technical Context

The LD56100DPU25R implements a bandgap-referenced error amplifier driving a PMOS pass transistor, enabling ultra-low dropout and fast transient response without external compensation. Its internal soft-start circuit limits inrush current by ramping output over ~100 µs, eliminating need for external timing components.

Logic-controlled enable (EN) and current-limit selection (LCON) pins provide system-level control: EN asserts active mode above 1 V (low = shutdown), while LCON selects full (1 A) or reduced (0.5 A) current limit via voltage threshold detection. The optional integrated discharge MOSFET activates on EN deassertion to rapidly drain C_OUT.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	2.5 V fixed, ±1% tolerance over -40 °C to +85 °C ensures stable core/sensor rail under thermal stress.
Max Output Current	1 A continuous (LCON = VIN); reduces to 0.5 A when LCON = GND-enables scalable power delivery per system state.
Dropout Voltage	140 mV typ. at 1 A (V_OUT = 2.5 V), enabling operation down to 2.64 V input-critical for battery-powered brownout resilience.
Noise Performance	13 µV_RMS (10 Hz–100 kHz) supports low-noise analog/camera rails without added filtering.
PSRR	70 dB @ 1 kHz-suppresses switching noise from upstream DC-DC converters feeding the LDO.
Quiescent Current	100 µA typ. at no-load; 0.03 µA in shutdown-extends battery life in always-on sensor subsystems.
Operating Temp	-40 °C to +125 °C junction range allows deployment in thermally constrained mobile PCBs near processors or cameras.

Pinout & Package

LD56100DPU25R is housed in a thermally enhanced DFN8 package (1.2 × 1.6 mm, 0.4 mm pitch) with exposed thermal pad (Pin 8) requiring PCB GND connection for optimal thermal dissipation (R_thJA = 80 °C/W).

Pin/Terminal	Circuit Role	Design Meaning
1, 2	VOUT	Regulated 2.5 V output; dual pins reduce IR drop and improve current sharing in high-current paths.
3	LCON	Current limit select: high = 1 A, low = 0.5 A-enables dynamic power scaling via host GPIO.
4	FB	Feedback node; must be routed adjacent to load positive terminal to minimize trace impedance errors.
5	GND	Analog ground reference; connects to PCB ground plane beneath thermal pad for noise immunity.
6	EN	Enable input: logic high (>1 V) activates regulator; low (<0.4 V) forces shutdown with <0.1 µA supply current.
7	VIN	Main input (1.8–5.5 V); requires local 1 µF ceramic decoupling placed within 2 mm of pin.
8	Thermal Pad	Internally connected to GND; must be soldered to ≥40 mm² copper pour for thermal management at 1 A load.

Key Features

Feature	Design Value
Ultra-low noise regulation	13 µV_RMS (10 Hz–100 kHz) enables direct powering of image sensors and ADC references without post-LDO filtering.
Internal soft-start	~100 µs controlled ramp eliminates inrush current spikes-prevents input rail collapse during power-up sequencing.
Configurable current limit	LCON pin selects 1 A or 0.5 A foldback limit, allowing hardware-based current capping without firmware intervention.
Ceramic capacitor stability	Stable with 1 µF X5R/X7R output cap (3–300 mΩ ESR)-reduces BOM count and board area vs. tantalum alternatives.
Output discharge function	Integrated MOSFET discharges C_OUT on EN deassertion-ensures rapid rail collapse for safe processor reset or sleep entry.

Applications

Mobile Camera Module Power

Tablet Application Processor Core Rail

Use Scenario: Powering CMOS image sensor and ISP in smartphone rear camera module.

IC Role / Device Role / Timing Role: Low-noise 2.5 V bias supply for analog front-end and PLL clock generation circuitry.

Use Value: 13 µV_RMS noise prevents fixed-pattern noise in captured images; 120 mV dropout extends usable battery voltage range.

Use Scenario: Providing clean 2.5 V core voltage to application processor I/O or GPU subsystem in tablet SoC.

IC Role / Device Role / Timing Role: Post-regulator for DC-DC converter output, suppressing ripple before high-speed digital interfaces.

Use Value: 70 dB PSRR at 1 kHz attenuates switching noise from primary buck converter, preventing data corruption on MIPI lanes.

Battery-Powered IoT Sensor Node

Portable Medical Imaging Device

Use Scenario: Supplying 2.5 V to ultra-low-power environmental sensor ASIC in coin-cell–powered wearable.

IC Role / Device Role / Timing Role: Primary voltage regulator with shutdown control synchronized to sensor sampling intervals.

Use Value: 0.03 µA shutdown current minimizes quiescent drain; 100 µA operating IQ enables >1-year battery life at 10-s wake cycles.

Use Scenario: Delivering regulated 2.5 V to ultrasound transducer driver and signal chain in handheld diagnostic imager.

IC Role / Device Role / Timing Role: Precision analog supply for high-resolution ADC and DAC stages requiring stable reference voltage.

Use Value: ±1% output accuracy over -40 °C to +85 °C ensures consistent gain calibration; thermal shutdown (170 °C) protects against probe overheating.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LDO regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Torex XC6210B251MR-G	2.5 V fixed, 1 A, 150 mV dropout @ 1 A, 25 µV_RMS noise, no LCON or discharge MOSFET.	Lacks current-limit configuration and output discharge-requires external circuitry for safe shutdown sequencing.	Select when lowest BOM cost is prioritized over programmable current limiting and fast discharge.
Analog Devices ADP160ACBZ-2.5-R7	2.5 V fixed, 150 mA max, 195 mV dropout @ 150 mA, 45 µV_RMS noise, no LCON, no discharge.	Rated for only 150 mA-insufficient for 1 A camera loads; higher noise impacts SNR in precision imaging.	Only suitable for low-current auxiliary rails where 1 A capability is unnecessary.

Compared with XC6210B251MR-G and ADP160ACBZ-2.5-R7, LD56100DPU25R uniquely combines 1 A delivery, 13 µV_RMS noise, LCON-configurable current limit, and integrated discharge-making it the sole fit for space-constrained, high-performance mobile camera power systems requiring both headroom and clean shutdown.

Availability

LD56100DPU25R is available at Aetrix Electronics and suitable for mobile phone camera modules, tablet processor core rails, and battery-powered IoT sensor nodes requiring stable component supply with guaranteed long-term manufacturability.

Supply support for LD56100DPU25R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in power management, analog, and microcontroller solutions for automotive, industrial, and consumer markets.

LD56100DPU25R belongs to ST's ultra-low-noise LDO family engineered for battery-powered imaging and portable computing applications demanding high accuracy, low quiescent current, and robust thermal protection.

FAQ

What is the minimum input voltage required for stable 2.5 V output at 1 A load?

The LD56100DPU25R requires VIN ≥ VOUT + VDROP = 2.5 V + 140 mV = 2.64 V (typical) to maintain regulation at 1 A. Absolute minimum VIN is 1.8 V, but dropout increases significantly below 2.64 V, risking output droop under full load.

Can the LD56100DPU25R operate without the optional output discharge feature enabled?

Yes-the LD56100DPU25R variant includes the discharge MOSFET, but it remains inactive unless EN is driven low. No external components are needed to disable discharge; leaving EN high maintains normal operation without discharge action.

How does LCON pin configuration affect short-circuit protection behavior?

When LCON = VIN, short-circuit current foldback limits to ~400 mA (VOUT = 0); when LCON = GND, it reduces to ~180 mA. This allows hardware-selectable fault current limiting-critical for protecting downstream circuits during connector shorts in portable devices.

Is a 1 µF ceramic output capacitor sufficient for stability across temperature and load variations?

Yes-ST specifies stability with 1 µF X5R/X7R capacitors (ESR 3–300 mΩ) over -40 °C to +125 °C and 0–1 A load. Designers must verify capacitor datasheet ESR/C variation curves to ensure the selected part stays within this window across all operating conditions.

LD56100DPU25R Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-XFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 2.5V

Voltage - Output (Max):: -

Voltage Dropout (Max):: 0.19V @ 1A

Current - Output:: 1A

Current - Quiescent (Iq):: 155 µA

Current - Supply (Max):: -

PSRR:: 70dB ~ 55dB (1kHz ~ 100kHz)

Control Features:: Enable

Protection Features:: Over Current, Over Temperature, Short Circuit

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-DFN (1.6x1.2)

LD56100DPU25R FAQ

1.How can I place an order for LD56100DPU25R through Aetrix?

Please submit a Request for Quotation (RFQ) for LD56100DPU25R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LD56100DPU25R reliable?

The price and inventory of LD56100DPU25R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD56100DPU25R is usually 5 days.

3.What payment methods are accepted for LD56100DPU25R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD56100DPU25R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LD56100DPU25R?

LD56100DPU25R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LD56100DPU25R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LD56100DPU25R?

For technical support, including LD56100DPU25R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD56100DPU25R requirements.

6.How does Aetrix verify that LD56100DPU25R is sourced from the original manufacturer or authorized distributors?

All LD56100DPU25R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD56100DPU25R meets industry standards.

7.What is the process for return or replacement of LD56100DPU25R?

All LD56100DPU25R units undergo pre-shipment inspection (PSI). If there is an issue with LD56100DPU25R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LD56100DPU25R part is unused and in its original packaging.

Return procedure for LD56100DPU25R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…