My Inquiry
My Account
NXP Semiconductors LD6805K/22H,115
- Part No.:
- LD6805K/22H,115
- Manufacturer:
- NXP Semiconductors
- Package:
- 4-UDFN Exposed Pad
- Datasheet:
-
LD6805K/22H,115.pdf
- Description:
- IC REG LIN 2.2V 150MA DFN1010C-4
- Quantity:
- Payment:
- Shipping:
Inventory:1,304
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6805K/22H from NXP Semiconductors is a fixed-output 2.2 V, 150 mA low-dropout (LDO) regulator with ultra-high PSRR (75 dB at 1 kHz), 250 mV dropout at full load, and high-ohmic (3-state) output during disable mode. It operates from 2.3 V to 5.5 V input and targets noise-sensitive analog/digital interfaces in space-constrained portable electronics.
For engineers reviewing the LD6805K/22H datasheet, LD6805K/22H pinout, LD6805K/22H application, or LD6805K/22H equivalent, key selection criteria include its 40 µV RMS output noise (10 Hz–100 kHz), 150 µs startup time, 0.1 µA shutdown quiescent current, DFN1010C-4 (1 × 1 × 0.55 mm) package, and compatibility with 1 µF X7R output capacitance.
Technical Context
The LD6805K/22H integrates a precision voltage reference, error amplifier, and PMOS pass transistor in monolithic silicon. Its high-ohmic disable state isolates the output without sinking current, preserving downstream circuit integrity during power sequencing.
PSRR performance is optimized via internal compensation and layout design, delivering −75 dB rejection at 1 kHz while maintaining stability with only 1 µF ceramic output capacitance. Thermal resistance (Rth(j-a)) is 250 K/W on a standard two-layer PCB, requiring solid GND pad connection for optimal dissipation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.2 V ±2% over −40 °C to +85 °C ambient; ensures stable biasing for 2.2 V logic or analog rails. |
| Max Output Current | 150 mA continuous; supports moderate-power sensors, RF front-ends, or microcontroller peripherals. |
| Dropout Voltage | 250 mV at 150 mA; enables operation down to 2.45 V input for 2.2 V output, maximizing battery runtime. |
| PSRR | 75 dB at 1 kHz; suppresses switching noise from upstream DC-DC converters in mixed-signal systems. |
| Output Noise | 40 µV RMS (10 Hz–100 kHz); minimizes jitter in ADC references or PLL supply domains. |
| Quiescent Current | 0.1 µA typical in shutdown; critical for long-term standby in always-on IoT nodes. |
| Enable Threshold | VIH = 1.1 V min, VIL = 0.4 V max; compatible with 1.8 V and 3.3 V GPIO control without level-shifting. |
Pinout & Package
LD6805K/22H uses the DFN1010C-4 (SOT1194-1) plastic package: 1 × 1 × 0.55 mm body with thermal-enhanced exposed tab (GND-connected). The tab must be soldered to PCB ground for thermal performance; floating is allowed but degrades Rth(j-a).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output voltage | Delivers stable 2.2 V to load; requires 1 µF X7R ceramic capacitor (ESR 5–500 mΩ) for stability. |
| 2 - GND | Supply ground reference | Common return path for IN, OUT, EN; connects internally to exposed thermal tab. |
| 3 - EN | Active-HIGH enable input | Drives regulator ON when ≥1.1 V; pulls output to high-impedance state when ≤0.4 V. |
| 4 - IN | Input voltage supply | Accepts 2.3–5.5 V; requires local 1 µF decoupling capacitor near pin for transient immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low output noise | 40 µV RMS (10 Hz–100 kHz) enables clean power for precision ADCs and RF ICs. |
| High PSRR architecture | 75 dB at 1 kHz reduces ripple coupling from noisy switchers into sensitive analog circuits. |
| Fast startup response | 150 µs turn-on time supports dynamic power gating in battery-powered devices. |
| Thermal-enhanced DFN | 1 × 1 mm footprint with GND tab achieves 250 K/W junction-to-ambient resistance on 2-layer PCB. |
| Robust ESD protection | 6 kV HBM rating allows safe handling and assembly in standard manufacturing environments. |
Applications
| Smartphone Baseband Power | Digital Camera Sensor Bias |
|---|---|
Use Scenario: Supplies 2.2 V bias to baseband processor I/O banks during active data transmission. IC Role / Device Role / Timing Role: Low-noise LDO providing isolated, ripple-free voltage rail for high-speed digital interfaces. Use Value: 40 µV RMS noise prevents bit errors in 100+ Mbps serial links; 75 dB PSRR blocks DC-DC switching artifacts. |
Use Scenario: Powers CMOS image sensor analog front-end during exposure and readout cycles. IC Role / Device Role / Timing Role: Stable 2.2 V source enabling low-dark-current operation and minimal fixed-pattern noise. Use Value: 250 mV dropout extends battery life in compact camera modules; 150 µs startup synchronizes with frame timing. |
| Portable Media Player Audio Codec | Wearable Health Monitor Analog Front-End |
Use Scenario: Delivers clean 2.2 V to stereo audio DAC and headphone amplifier in MP3 players. IC Role / Device Role / Timing Role: Low-noise voltage regulator decoupling audio signal chain from shared system rail. Use Value: 40 µV RMS noise directly translates to >100 dB SNR; high-ohmic disable prevents pop/click during playback pause. |
Use Scenario: Powers ECG/PPG analog signal conditioning circuitry in wrist-worn biosensors. IC Role / Device Role / Timing Role: Ultra-low-quiescent LDO maintaining sensor bias during multi-day standby. Use Value: 0.1 µA shutdown current enables >1-year battery life; 1 × 1 mm DFN fits tight wearable form factors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6219B221MR-G | 2.2 V fixed, 150 mA, 200 mV dropout, 65 dB PSRR @ 1 kHz, 25 µV noise, SOT-25 package (2.9 × 2.8 mm) | Larger footprint; lower PSRR and higher noise limit use in ultra-low-jitter systems | Select when board area permits larger package and PSRR >70 dB is not required. |
| Richtek RT9013-22GB | 2.2 V fixed, 300 mA, 300 mV dropout, 60 dB PSRR @ 1 kHz, 45 µV noise, SOT-23-5 package | Higher current capability but larger size and lower PSRR; no high-ohmic disable | Choose for higher load margin where 3-state disable is unnecessary and space allows SOT-23-5. |
Compared with XC6219B221MR-G and RT9013-22GB, the LD6805K/22H offers superior PSRR and smaller footprint but lower output current than RT9013-22GB and lacks auto-discharge-making it optimal for noise-critical, space-constrained 2.2 V rails where isolation during disable is essential.
Availability
LD6805K/22H is available at Aetrix Electronics and suitable for smartphone baseband power, digital camera sensor bias, portable media player audio codec, wearable health monitor analog front-end, and other portable electronics requiring stable component supply with high PSRR and ultra-small packaging.
Supply support for LD6805K/22H includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer markets.
The LD6805 series belongs to NXP's high-performance analog power management portfolio, designed specifically for miniaturized portable electronics demanding ultra-low noise, high PSRR, and sub-1 mm² packaging.
FAQ
What is the maximum input voltage rating for LD6805K/22H?
The LD6805K/22H has an absolute maximum input voltage of +6.0 V for 4 ms transients, with recommended operating range of 2.3 V to 5.5 V. Exceeding 6.0 V risks permanent damage per IEC 60134 limiting values. For reliable operation, maintain VIN within 2.3–5.5 V and ensure proper input decoupling with a 1 µF ceramic capacitor.
Does LD6805K/22H support automatic discharge of the output capacitor during shutdown?
No, LD6805K/22H does not provide auto-discharge. As indicated by the "H" suffix, it enters a high-ohmic (3-state) output condition when disabled via the EN pin. This isolates the output node without sinking current-unlike the "P" variant (e.g., LD6805K/22P) which integrates a pull-down transistor. Use LD6805K/22H where output hold-up or isolation is required during disable.
What output capacitor is required for stable operation of LD6805K/22H?
LD6805K/22H requires a minimum 0.7 µF external ceramic output capacitor with X7R dielectric and ESR between 5 mΩ and 500 mΩ. The recommended value is 1.0 µF, as specified in Table 9 and Figure 7 of the datasheet. Using capacitors outside this range may cause instability or extended shutdown time (tsd(reg)).
How does the thermal performance of LD6805K/22H depend on PCB layout?
LD6805K/22H's thermal resistance Rth(j-a) is rated at 250 K/W under standard two-layer PCB conditions-but this assumes the exposed GND tab is soldered to a large copper pour. Without tab connection, thermal performance degrades significantly. Multi-layer boards should use vias to connect the tab to internal ground/power planes for optimal heat spreading.
Is LD6805K/22H RoHS compliant and halogen-free?
Yes, LD6805K/22H is Pb-free, RoHS compliant, and free of halogen and antimony-meeting NXP's "dark green" compliance standard. This is confirmed in Section 1.2 of the product data sheet and applies to all units manufactured under Rev. 2 (June 2012) and later.
LD6805K/22H,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 4-UDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 35 µA
- Current - Supply (Max):
- 150 µA
- PSRR:
- 75dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Transient Voltage
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DFN1010C-4
LD6805K/22H,115 FAQ
1.How can I place an order for LD6805K/22H,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6805K/22H,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6805K/22H,115 reliable?
The price and inventory of LD6805K/22H,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6805K/22H,115 is usually 5 days.
3.What payment methods are accepted for LD6805K/22H,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6805K/22H,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6805K/22H,115?
LD6805K/22H,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6805K/22H,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6805K/22H,115?
For technical support, including LD6805K/22H,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6805K/22H,115 requirements.
6.How does Aetrix verify that LD6805K/22H,115 is sourced from the original manufacturer or authorized distributors?
All LD6805K/22H,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6805K/22H,115 meets industry standards.
7.What is the process for return or replacement of LD6805K/22H,115?
All LD6805K/22H,115 units undergo pre-shipment inspection (PSI). If there is an issue with LD6805K/22H,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6805K/22H,115 part is unused and in its original packaging.
Return procedure for LD6805K/22H,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6805K/22H,115 Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
