NXP Semiconductors LD6805K/23P,115
- Part No.:
- LD6805K/23P,115
- Manufacturer:
- NXP Semiconductors
- Package:
- 4-UDFN Exposed Pad
- Datasheet:
-
LD6805K/23P,115.pdf
- Description:
- IC REG LIN 2.3V 150MA DFN1010C-4
- Quantity:
- Payment:

- Shipping:

Inventory:60,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6805K/23P,115 from NXP Semiconductors is a 2.3 V fixed-output, 150 mA low-dropout (LDO) regulator in a 1 × 1 mm DFN package, featuring 75 dB PSRR at 1 kHz, 250 mV dropout at full load, and auto-discharge functionality via integrated pull-down transistor. It operates from 2.3 V to 5.5 V input and delivers ultra-low 40 µVRMS output noise for noise-sensitive analog rails in portable electronics.
For engineers reviewing the LD6805K/23P,115 datasheet, LD6805K/23P,115 pinout, LD6805K/23P,115 application, or LD6805K/23P,115 equivalent, this page provides verified technical context, validated pin functions, confirmed thermal and noise performance, and real-world selection guidance for compact, high-PSRR power management in space-constrained mobile designs.
Technical Context
The LD6805K/23P,115 integrates a precision voltage reference, error amplifier, and PMOS pass transistor with enable-controlled shutdown. Its auto-discharge function uses an internal 100 Ω pull-down transistor on the OUT pin during disable, ensuring rapid output discharge without external components.
This LDO employs monolithic silicon technology and supports stable operation with only 1.0 µF X7R ceramic output capacitance (ESR 5–500 mΩ). It achieves 150 µs startup time and maintains ±0.5% output accuracy at +25 °C across 1 mA load, with thermal resistance Rth(j-a) = 250 K/W on standard two-layer PCBs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.3 V - eliminates external feedback network; ensures precise rail for 2.3 V logic or analog circuitry. |
| Max Output Current | 150 mA - sufficient for powering RF transceivers, sensor interfaces, or low-power microcontrollers in handheld devices. |
| Dropout Voltage | 250 mV at 150 mA - enables regulation from 2.55 V input, maximizing battery runtime in single-cell Li-ion or Li-poly systems. |
| PSRR | 75 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters, critical for ADC reference or audio codec supplies. |
| Output Noise | 40 µVRMS (10 Hz–100 kHz) - meets stringent noise requirements for precision analog front-ends and RF biasing. |
| Quiescent Current | 0.1 µA typical in shutdown - preserves battery life during deep sleep modes in always-on wearable sensors. |
| Enable Threshold | VIH = 1.1 V min - compatible with 1.8 V GPIOs; VIL = 0.4 V max ensures robust noise immunity. |
Pinout & Package
LD6805K/23P,115 is housed in a thermally enhanced DFN1010C-4 (SOT1194-1) plastic package measuring 1.0 × 1.0 × 0.55 mm, with exposed thermal pad (TAB) on underside connected internally to GND. Recommended PCB layout connects TAB to solid ground plane via multiple vias for optimal thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output voltage node | Delivers stable 2.3 V; features integrated 100 Ω pull-down transistor for auto-discharge when EN = LOW. |
| 2 - GND | Power and reference ground | Common return path for IN, OUT, and EN; must be connected to PCB ground plane for stability and EMI control. |
| 3 - EN | Active-HIGH enable input | Logic HIGH (≥1.1 V) enables regulation; logic LOW (≤0.4 V) disables output and activates auto-discharge. |
| 4 - IN | Unregulated input supply | Accepts 2.3–5.5 V; requires local 1 µF ceramic decoupling capacitor placed near pin for transient response. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-discharge function | Integrated 100 Ω pull-down on OUT pin ensures rapid discharge (<300 µs) during disable-eliminates need for external bleed resistor. |
| Ultra-high PSRR | 75 dB at 1 kHz enables clean power delivery even when sharing noisy input rails with DC-DC converters. |
| Low-noise regulation | 40 µVRMS output noise (10 Hz–100 kHz) supports high-resolution SAR ADCs and low-phase-noise RF synthesizers. |
| Miniature footprint | 1 × 1 mm DFN package reduces board area by >60% vs. SOT-23 alternatives-critical for slim smartphones and TWS earbuds. |
| Robust ESD protection | 6 kV HBM rating allows safe handling and assembly without special ESD precautions beyond standard IPC-610 guidelines. |
Applications
| Smartphone Baseband Power | Digital Camera Sensor Bias |
|---|---|
Use Scenario: Supplies 2.3 V bias to CMOS image sensor analog front-end in multi-camera smartphone modules. IC Role / Device Role / Timing Role: Low-noise LDO providing clean, regulated voltage to sensor's analog pixel array and column ADC drivers. Use Value: 40 µVRMS noise prevents fixed-pattern noise and quantization errors; 75 dB PSRR rejects ripple from shared PMIC input rail. |
Use Scenario: Powers high-speed image signal processor (ISP) core logic requiring tightly regulated 2.3 V supply. IC Role / Device Role / Timing Role: Primary post-regulator delivering stable voltage to ISP digital core during burst capture mode. Use Value: 250 mV dropout enables operation down to 2.55 V input-extending usable battery range in Li-ion systems under load. |
| Wearable Heart Rate Monitor | Bluetooth LE Audio Codec Supply |
Use Scenario: Regulates power to optical heart rate sensor ASIC in compact fitness tracker with coin-cell battery. IC Role / Device Role / Timing Role: Always-on LDO maintaining 2.3 V rail during motion-sensing intervals and sleep cycles. Use Value: 0.1 µA shutdown current minimizes quiescent drain; 150 µs startup ensures fast wake-up response for real-time pulse detection. |
Use Scenario: Supplies low-noise 2.3 V to Bluetooth LE audio codec IC in true wireless stereo (TWS) earbuds. IC Role / Device Role / Timing Role: Dedicated LDO isolating sensitive audio DAC and PLL circuits from noisy digital subsystems. Use Value: Auto-discharge prevents residual voltage on codec supply during pause-enabling reliable mute/unmute transitions and reducing pop/click artifacts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B232MR-G | Same 2.3 V output, 150 mA rating, but no auto-discharge; 60 dB PSRR at 1 kHz; 1.0 µF min COUT. | Lacks integrated pull-down; requires external resistor for discharge-increases BOM count and board area. | Select when auto-discharge is unnecessary and cost sensitivity outweighs board-space constraints. |
| Richtek RT9013-23GB | 2.3 V output, 300 mA rating, 65 dB PSRR at 1 kHz, 50 µVRMS noise; SOT-23-5 package (2.9 × 1.6 mm). | Larger footprint and higher noise limit suitability for ultra-compact, noise-critical applications like camera modules. | Choose only if higher current headroom is required and 1.0 mm² footprint is not mandatory. |
Compared with XC6210B232MR-G and RT9013-23GB, LD6805K/23P,115 uniquely combines 1.0 mm² size, 75 dB PSRR, 40 µVRMS noise, and auto-discharge in a single monolithic solution-making it optimal for next-generation miniaturized, high-fidelity portable electronics where space, noise, and fast state transitions are co-constrained.
Availability
LD6805K/23P,115 is available at Aetrix Electronics and suitable for smartphone baseband power, wearable sensor bias, Bluetooth audio codec supply, and digital camera sensor regulation requiring stable component supply across high-volume consumer electronics production.
Supply support for LD6805K/23P,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and mobile applications.
The LD6805 series belongs to NXP's precision analog power management portfolio, designed specifically for ultra-miniaturized, high-PSRR LDO regulation in battery-powered portable electronics where noise, size, and fast enable/disable transitions are critical.
FAQ
What is the output voltage tolerance of LD6805K/23P,115 over temperature?
LD6805K/23P,115 guarantees ±3% output voltage variation over the full operating ambient temperature range of −40 °C to +85 °C at 1 mA load. At +25 °C, the tolerance tightens to ±0.5%, ensuring high accuracy for precision analog circuits. This specification is confirmed in Table 8 of the official NXP datasheet Rev. 2 (2012), and applies specifically to the LD6805K/23P variant with 2.3 V nominal output.
Does LD6805K/23P,115 require an external discharge resistor?
No, LD6805K/23P,115 does not require an external discharge resistor. Its "P" suffix denotes integrated auto-discharge functionality: an internal 100 Ω pull-down transistor actively discharges the output capacitor when the EN pin is driven LOW. This feature is explicitly defined in Section 1.1 and Figure 2 of the LD6805 series datasheet and distinguishes LD6805K/23P,115 from the "H"-suffix variants.
What is the minimum recommended output capacitance for stable operation of LD6805K/23P,115?
The minimum recommended output capacitance for stable operation of LD6805K/23P,115 is 0.7 µF, with 1.0 µF specified as the typical value. The capacitor must be X7R dielectric with ±30% tolerance and ESR between 5 mΩ and 500 mΩ. This requirement is documented in Table 9 and Section 10.1 of the NXP LD6805 series datasheet and is essential to ensure proper loop stability and transient response.
Can LD6805K/23P,115 operate with a 2.3 V input supply?
Yes, LD6805K/23P,115 can operate with a 2.3 V input supply, but only at zero or very light load. Its 250 mV dropout voltage means that at 150 mA output, the minimum input is 2.55 V (2.3 V + 0.25 V). At lighter loads, dropout decreases-e.g., ~100 mV at 50 mA-allowing functional regulation down to ~2.4 V input. This behavior is characterized in Figure 5 of the datasheet and applies specifically to the LD6805K/23P,115 device.
Is the thermal pad (TAB) of LD6805K/23P,115 electrically connected?
Yes, the thermal pad (TAB) of LD6805K/23P,115 is internally connected to GND, as stated in Table 1 (Pin Description) and Section 2.2 of the datasheet. NXP recommends connecting the TAB to the PCB ground plane using multiple thermal vias to achieve the specified Rth(j-a) of 250 K/W. Leaving it unconnected degrades thermal performance but does not impair electrical functionality.
LD6805K/23P,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 4-UDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 35 µA
- Current - Supply (Max):
- 150 µA
- PSRR:
- 75dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Transient Voltage
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DFN1010C-4
LD6805K/23P,115 FAQ
1.How can I place an order for LD6805K/23P,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6805K/23P,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6805K/23P,115 reliable?
The price and inventory of LD6805K/23P,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6805K/23P,115 is usually 5 days.
3.What payment methods are accepted for LD6805K/23P,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6805K/23P,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6805K/23P,115?
LD6805K/23P,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6805K/23P,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6805K/23P,115?
For technical support, including LD6805K/23P,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6805K/23P,115 requirements.
6.How does Aetrix verify that LD6805K/23P,115 is sourced from the original manufacturer or authorized distributors?
All LD6805K/23P,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6805K/23P,115 meets industry standards.
7.What is the process for return or replacement of LD6805K/23P,115?
All LD6805K/23P,115 units undergo pre-shipment inspection (PSI). If there is an issue with LD6805K/23P,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6805K/23P,115 part is unused and in its original packaging.
Return procedure for LD6805K/23P,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6805K/23P,115 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

