My Inquiry
My Account
NXP Semiconductors LD6806F/28P,115
- Part No.:
- LD6806F/28P,115
- Manufacturer:
- NXP Semiconductors
- Package:
- 6-XFDFN
- Datasheet:
-
LD6806F/28P,115.pdf
- Description:
- IC REG LINEAR 2.8V 200MA 6XSON
- Quantity:
- Payment:
- Shipping:
Inventory:5,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6806F/28P,115 from NXP Semiconductors is a 2.8 V, 200 mA ultra-low-dropout linear regulator in SOT886 (XSON6) package with 80 mV dropout at full load, 30 µVRMS output noise (10 Hz–100 kHz), and active-HIGH enable pin. It features low-ohmic pull-down during disable, thermal shutdown, overcurrent protection, and is designed for space-constrained mobile power rails in smartphones and portable media devices.
For engineers reviewing the LD6806F/28P,115 datasheet, LD6806F/28P,115 pinout, LD6806F/28P,115 application, or LD6806F/28P,115 equivalent, key selection criteria include dropout voltage under 200 mA load, PSRR performance at 1 kHz, shutdown quiescent current (<1 µA), thermal resistance (220 K/W), and compatibility with 1 µF X7R ceramic output capacitors.
Technical Context
The LD6806F/28P,115 uses a monolithic silicon LDO architecture with internal reference generator, feedback resistive divider (R1/R2), and integrated thermal/current protection circuitry. Its low-ohmic pull-down transistor ensures rapid output discharge when disabled-critical for sequencing-sensitive systems.
It operates across −40 °C to +85 °C ambient, supports input voltages from 2.3 V to 5.5 V, and maintains regulation with ≤±3% output voltage variation over temperature and load. The enable threshold is VIH ≥1.4 V and VIL ≤0.4 V, independent of VIN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 2.8 V ±2% at 1 mA, ±3% over −40 °C to +85 °C - enables direct replacement of 2.8 V logic rails without external feedback. |
| Dropout voltage | 80 mV typical at 200 mA - allows operation with only 2.88 V input, maximizing battery runtime in single-cell Li-ion systems. |
| Noise (RMS) | 30 µV over 10 Hz–100 kHz - meets low-noise requirements for RF front-end biasing and precision analog circuitry. |
| PSRR | −55 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters feeding the LDO input. |
| Quiescent current | 0.1–1.0 µA in shutdown (VEN ≤0.4 V) - essential for maintaining ultra-low system standby power in always-on sensors. |
| Start-up time | 200 µs to 95% of 2.8 V - supports fast wake-up sequences in responsive portable applications. |
| Thermal resistance | 220 K/W (junction-to-ambient) - requires PCB copper area design per SOT886 footprint to sustain 200 mA continuous load. |
Pinout & Package
SOT886 (XSON6) plastic extremely thin small outline package, no leads, 6-terminal, body size 1.0 mm × 1.45 mm × 0.5 mm, Pb-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (1) | Regulated output voltage | Delivers stable 2.8 V to load; connects directly to 1 µF X7R ceramic capacitor for stability and fast transient response. |
| n.c. (2) | No connection | Internally unconnected; must remain floating - no PCB trace or solder mask opening required. |
| GND (3) | Supply ground | Primary return path for output current and internal regulator circuitry; requires low-inductance connection to system ground plane. |
| EN (4) | Enable input (active HIGH) | Drives internal pass transistor; VIH ≥1.4 V enables regulation, VIL ≤0.4 V disables with pull-down activation. |
| n.c. (5) | No connection | Internally unconnected; must remain floating - no routing or thermal pad connection permitted. |
| IN (6) | Input supply voltage | Accepts 2.3–5.5 V; requires local 1 µF ceramic decoupling near pin to minimize input impedance and ripple coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Low-ohmic output stage on disable | 100 Ω pull-down resistance actively discharges output capacitance, enabling safe power sequencing and preventing back-powering of upstream circuits. |
| Integrated ESD protection | 10 kV HBM - eliminates need for external TVS diodes in handheld device designs exposed to human handling. |
| Temperature watchdog | 160 °C shutdown with 20 K hysteresis - prevents thermal runaway during sustained overload or poor PCB heatsinking. |
| Ultra-low noise output | 30 µVRMS (10 Hz–100 kHz) - avoids modulation of sensitive RF receivers or ADC references powered from this rail. |
| Fast turn-on response | 200 µs start-up time - supports dynamic power gating in processors and peripherals requiring sub-millisecond wake-up latency. |
Applications
| Smartphone Application Processor Core Rail | Wireless Headset Audio Codec Bias |
|---|---|
Use Scenario: Powers ARM Cortex-A series core voltage domain requiring tight 2.8 V regulation with fast transient response during CPU frequency scaling. IC Role / Device Role / Timing Role: Primary low-noise, low-dropout post-regulator delivering clean 2.8 V to processor VDD_CORE pins. Use Value: 80 mV dropout extends usable battery range by >15 minutes in 3.0–3.3 V Li-ion discharge window; 30 µV noise prevents digital switching artifacts in core logic timing margins. | Use Scenario: Supplies bias voltage to stereo audio DAC/ADC in Bluetooth earbuds where EMI immunity and compact layout are critical. IC Role / Device Role / Timing Role: Low-noise LDO providing isolated 2.8 V rail for audio signal chain, decoupled from noisy RF and digital domains. Use Value: −55 dB PSRR at 1 kHz rejects switching noise from adjacent DC-DC converters; 220 K/W thermal resistance fits within 1.5 mm² board area constraint. |
| Portable Media Player Display Interface | IoT Sensor Node MCU Supply |
Use Scenario: Powers MIPI DSI interface circuitry and display driver ICs requiring stable 2.8 V with minimal ripple-induced image artifacts. IC Role / Device Role / Timing Role: Dedicated LDO for display subsystem, enabled synchronously with display controller via EN pin. Use Value: 200 µs start-up ensures display power-up aligns precisely with controller initialization sequence; 100 Ω pull-down prevents ghost touch events during sleep mode transitions. | Use Scenario: Supplies 2.8 V to ultra-low-power microcontroller (e.g., ARM Cortex-M0+) in battery-operated environmental sensor nodes. IC Role / Device Role / Timing Role: Always-on LDO with shutdown capability, controlled by MCU GPIO to gate power to peripheral sensors. Use Value: 0.1 µA shutdown current extends 10-year battery life in sealed industrial deployments; SOT886 footprint enables 2.0 mm × 1.5 mm total solution size. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6219B282MR-G | 2.8 V fixed, SOT-25 package (5-pin), 150 mA rating, 120 mV dropout at 150 mA, no pull-down transistor. | Lacks active output discharge; unsuitable for strict power sequencing where output must collapse rapidly. | Select when board space allows larger SOT-25 and sequencing simplicity outweighs need for fast discharge. |
| Richtek RT9013-28GB | 2.8 V fixed, SOT-23-5 package, 300 mA rating, 250 mV dropout at 300 mA, 50 µVRMS noise, no thermal shutdown. | Higher dropout and noise; lacks thermal protection - requires external thermal monitoring in high-ambient environments. | Select when higher output current headroom is needed and thermal derating is managed externally. |
Compared with XC6219B282MR-G and RT9013-28GB, the LD6806F/28P,115 uniquely combines 200 mA capability, 80 mV dropout, integrated pull-down, and thermal shutdown in a 1.0 mm × 1.45 mm footprint - making it optimal for miniaturized, safety-critical mobile power rails where sequencing integrity and thermal robustness are non-negotiable.
Availability
LD6806F/28P,115 is available at Aetrix Electronics and suitable for smartphone power management, wireless audio subsystems, portable display interfaces, and IoT sensor node designs requiring stable component supply with guaranteed long-term sourcing.
Supply support for LD6806F/28P,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and mobile applications.
The LD6806 series belongs to NXP's ultra-low-noise, miniature LDO portfolio, engineered specifically for space-constrained portable electronics demanding high PSRR, fast transient response, and robust thermal protection in sub-2 mm² packages.
FAQ
What is the nominal output voltage and tolerance of the LD6806F/28P,115?
The LD6806F/28P,115 delivers a fixed 2.8 V output with ±2% tolerance at 1 mA and 25 °C, tightening to ±3% across the full operating temperature range of −40 °C to +85 °C. This specification is confirmed in Table 10 of the official NXP datasheet Rev. 3, ensuring predictable voltage margining for downstream 2.8 V logic and analog circuits.
Does the LD6806F/28P,115 include an active pull-down transistor, and what is its resistance value?
Yes, the LD6806F/28P,115 incorporates an integrated low-ohmic pull-down transistor activated during disable (EN < 0.4 V), with a typical resistance of 100 Ω. This feature is explicitly documented in Table 10 (Rpd parameter) and distinguishes the "P" variant from the "H" variant, enabling rapid output discharge for safe power sequencing in multi-rail systems.
What is the maximum allowable input voltage and absolute maximum ratings for the LD6806F/28P,115?
The LD6806F/28P,115 supports input voltages from 2.3 V to 5.5 V under normal operation. Its absolute maximum input voltage is +6.0 V for up to 4 ms transients, as specified in Table 7 (VIN limiting values). Exceeding this may cause permanent damage, and operation above 5.5 V is not recommended for continuous use.
What output capacitor value and type are required for stable operation of the LD6806F/28P,115?
The LD6806F/28P,115 requires a minimum 1.0 µF X7R ceramic capacitor at the OUT pin, with ESR between 5 mΩ and 500 mΩ, as defined in Table 11 and Section 10.1. The datasheet recommends X7R dielectric for full −40 °C to +125 °C operation and specifies ±30% tolerance to ensure stability across temperature and voltage bias.
How does the thermal performance of the LD6806F/28P,115 compare across package types, and what is its Rth(j-a)?
The LD6806F/28P,115 in SOT886 package has a typical junction-to-ambient thermal resistance (Rth(j-a)) of 220 K/W, per Table 9. This is higher than the WLCSP4 variant (130 K/W) but lower than SOT753 (125 K/W), reflecting trade-offs between miniaturization and thermal dissipation. Effective PCB copper area is required to maintain safe junction temperatures at 200 mA load.
LD6806F/28P,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 6-XFDFN
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.13V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- 55dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT886 (1.45x1)
LD6806F/28P,115 FAQ
1.How can I place an order for LD6806F/28P,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6806F/28P,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6806F/28P,115 reliable?
The price and inventory of LD6806F/28P,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6806F/28P,115 is usually 5 days.
3.What payment methods are accepted for LD6806F/28P,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6806F/28P,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6806F/28P,115?
LD6806F/28P,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6806F/28P,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6806F/28P,115?
For technical support, including LD6806F/28P,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6806F/28P,115 requirements.
6.How does Aetrix verify that LD6806F/28P,115 is sourced from the original manufacturer or authorized distributors?
All LD6806F/28P,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6806F/28P,115 meets industry standards.
7.What is the process for return or replacement of LD6806F/28P,115?
All LD6806F/28P,115 units undergo pre-shipment inspection (PSI). If there is an issue with LD6806F/28P,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6806F/28P,115 part is unused and in its original packaging.
Return procedure for LD6806F/28P,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6806F/28P,115 Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
