NXP Semiconductors LD6806TD/12P,125
- Part No.:
- LD6806TD/12P,125
- Manufacturer:
- NXP Semiconductors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LD6806TD/12P,125.pdf
- Description:
- IC REG LINEAR 1.2V 200MA 5TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,840
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6806TD/12P,125 from NXP Semiconductors is a 1.2 V, 200 mA ultra-low-dropout linear regulator in SOT753 (TSOP5) package with 80 mV typical dropout at full load, 30 µV RMS output noise (10 Hz–100 kHz), and active-HIGH enable pin. It delivers stable low-noise power for voltage-sensitive analog and digital interfaces in space-constrained mobile handsets and portable media devices.
For engineers reviewing the LD6806TD/12P,125 datasheet, LD6806TD/12P,125 pinout, LD6806TD/12P,125 application, or LD6806TD/12P,125 equivalent, key selection criteria include its low-ohmic pull-down output stage during disable, thermal shutdown at 160 °C, ±0.5 % output voltage accuracy at +25 °C, and compatibility with 1 µF X7R ceramic output capacitors.
Technical Context
The LD6806TD/12P,125 implements a monolithic silicon LDO architecture with internal reference generator, current limiter, and thermal protection circuitry. Its pass transistor operates in linear mode with minimal VIN–VOUT differential, enabling efficient regulation down to 2.3 V input while maintaining 1.2 V output.
Unlike the H-suffix variants, the P-suffix enables a low-ohmic output stage via an integrated pull-down transistor (Rpd = 100 Ω typ), ensuring rapid discharge of output capacitance during shutdown. The device supports fast start-up (200 µs) and exhibits 55 dB PSRR at 1 kHz under 30 mA load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 1.2 V nominal, ±0.5 % accuracy at +25 °C - ensures precise biasing for core logic and RF subsystems |
| Dropout Voltage | 80 mV typical at 200 mA - enables operation with minimal headroom, e.g., 1.28 V input sustains 1.2 V output |
| Quiescent Current | 70 µA typical at no load - minimizes standby power in battery-powered systems |
| Output Noise | 30 µV RMS (10 Hz–100 kHz) - critical for noise-sensitive analog circuits like ADC references and audio codecs |
| PSRR | −55 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters |
| Enable Threshold | VIH = 1.4 V min, VIL = 0.4 V max - compatible with 1.8 V and 3.3 V GPIO control without level-shifting |
| Thermal Shutdown | 160 °C junction temperature with 20 K hysteresis - prevents permanent damage during sustained overload |
Pinout & Package
SOT753 (TSOP5) plastic surface-mounted package: 5-lead, gull-wing, body size 3.0 mm × 2.5 mm × 1.1 mm, pitch 0.95 mm, RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Supply voltage input | Accepts 2.3 V to 5.5 V; requires local 1 µF ceramic decoupling capacitor |
| 2 (GND) | Supply ground | Primary return path; must connect to low-impedance ground plane for noise control |
| 3 (EN) | Device enable input (active HIGH) | Drives internal regulator; logic HIGH ≥1.4 V enables output, LOW ≤0.4 V disables with pull-down activation |
| 4 (n.c.) | Not connected | No internal connection; leave unconnected or tie to GND per layout best practice |
| 5 (OUT) | Regulator output voltage | Delivers regulated 1.2 V; requires 1 µF X7R ceramic capacitor with ESR 5–500 mΩ for stability |
Key Features
| Feature | Design Value |
|---|---|
| Low-ohmic output during disable | Integrated 100 Ω pull-down transistor discharges output capacitance rapidly, preventing floating rail issues in multi-rail systems |
| Ultra-low noise regulation | 30 µV RMS output noise enables clean power for precision analog blocks without additional filtering |
| Fast transient response | 200 µs start-up time allows dynamic power sequencing in wake-up events for low-power microcontrollers |
| Robust thermal protection | 160 °C shutdown with 20 K hysteresis prevents latch-up and enables safe recovery after overtemperature fault |
| Pb-free & halogen-free packaging | Meets dark green compliance standards for consumer electronics with full RoHS and JEDEC MSL3 qualification |
Applications
| Mobile Phone Baseband Power | Portable Media Player Audio Codec Supply |
|---|---|
Use Scenario: Powering baseband processor I/O banks requiring stable 1.2 V at up to 200 mA with minimal ripple. IC Role / Device Role / Timing Role: Primary LDO delivering clean, sequenced supply to digital core logic during sleep/wake transitions. Use Value: 80 mV dropout enables use of partially discharged Li-ion cells (≥2.3 V), extending battery runtime by >12 % versus higher-dropout alternatives. | Use Scenario: Supplying high-fidelity audio codec ICs where supply noise directly impacts SNR and THD performance. IC Role / Device Role / Timing Role: Low-noise post-regulator cleaning switched-mode converter output before analog signal path. Use Value: 30 µV RMS noise meets <40 µV requirement for 24-bit DACs, eliminating need for external ferrite beads or LC filters. |
| Wearable Sensor Hub Core Voltage | Bluetooth LE SoC I/O Rail |
Use Scenario: Providing regulated 1.2 V to ultra-low-power sensor fusion MCU operating in duty-cycled modes. IC Role / Device Role / Timing Role: Always-on LDO with sub-1 µA shutdown current supporting real-time motion processing during deep sleep. Use Value: 0.1 µA typical shutdown current reduces quiescent drain to <0.5 µA system-wide, enabling multi-week battery life. | Use Scenario: Powering Bluetooth 5.0 SoC GPIO and peripheral interface rails requiring fast enable/disable control. IC Role / Device Role / Timing Role: Enable-controlled LDO synchronized with radio state machine for zero-leakage off-state. Use Value: Active-HIGH EN pin with 200 µs turn-on ensures radio initialization completes within 500 µs of host command. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700T-1202E/TT | 1.2 V fixed output, 250 mA rating, 175 mV dropout at 250 mA, SOT23-5 package | Lacks integrated pull-down; requires external resistor network for controlled discharge | Choose when higher output current margin is needed and board area permits larger SOT23 footprint |
| Torex XC6206P122MR-G | 1.2 V fixed output, 250 mA rating, 160 mV dropout at 250 mA, SOT23-5 package, no enable pin | No enable function; always-on operation only; no thermal shutdown or current limiting | Choose for cost-sensitive, non-sequenced applications where enable control and protection features are unnecessary |
Compared with MCP1700T-1202E/TT and XC6206P122MR-G, LD6806TD/12P,125 provides superior low-noise performance (30 µV vs. ≥65 µV), faster start-up (200 µs vs. ≥1 ms), and integrated pull-down functionality-critical for systems requiring rail collapse control without added components.
Availability
LD6806TD/12P,125 is available at Aetrix Electronics and suitable for mobile handset power management, portable audio subsystems, and wearable sensor hub designs requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for LD6806TD/12P,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer markets.
The LD6806 series was designed specifically for miniaturized portable electronics requiring ultra-low-noise, low-dropout regulation in sub-1 mm² footprints-targeting mobile phone handsets, cordless telephones, and personal digital assistants.
FAQ
What is the maximum input voltage rating for LD6806TD/12P,125?
The LD6806TD/12P,125 has an absolute maximum input voltage of +6.0 V for transient conditions up to 4 ms, with recommended continuous operation between 2.3 V and 5.5 V. Exceeding 5.5 V during normal operation risks degradation of long-term reliability and may trigger overvoltage protection mechanisms not explicitly specified in the datasheet.
Does LD6806TD/12P,125 require an external output capacitor, and what type is recommended?
Yes, LD6806TD/12P,125 requires a minimum 1.0 µF X7R ceramic capacitor on the OUT pin for stability, with ESR between 5 mΩ and 500 mΩ. The datasheet specifies X7R dielectric for full −40 °C to +125 °C operation and warns against using capacitors with <0.7 µF effective capacitance due to temperature and tolerance derating.
How does the pull-down feature of LD6806TD/12P,125 function during disable?
When the EN pin is driven LOW (≤0.4 V), LD6806TD/12P,125 activates an internal 100 Ω (typical) pull-down transistor between OUT and GND, actively discharging external output capacitance. This prevents floating output voltages and ensures predictable power-down behavior in multi-rail systems where downstream logic must reset cleanly.
What is the thermal resistance (Rth(j-a)) of LD6806TD/12P,125 in its SOT753 package?
The LD6806TD/12P,125 has a typical junction-to-ambient thermal resistance of 125 K/W under standard test conditions (Tamb = 25 °C, two-layer PCB). Actual Rth(j-a) depends heavily on PCB copper area and via count; design guidelines recommend connecting all pins-especially GND-to large copper planes to achieve ≤80 K/W in optimized layouts.
Is LD6806TD/12P,125 compatible with lead-free reflow soldering processes?
Yes, LD6806TD/12P,125 is qualified for lead-free reflow per J-STD-020C with a peak temperature of 260 °C. Its SOT753 package falls under the <350 mm³ volume category and <1.6 mm thickness classification, requiring strict adherence to the recommended thermal profile to avoid delamination or solder joint voiding.
LD6806TD/12P,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.13V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- 55dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
LD6806TD/12P,125 FAQ
1.How can I place an order for LD6806TD/12P,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6806TD/12P,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6806TD/12P,125 reliable?
The price and inventory of LD6806TD/12P,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6806TD/12P,125 is usually 5 days.
3.What payment methods are accepted for LD6806TD/12P,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6806TD/12P,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6806TD/12P,125?
LD6806TD/12P,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6806TD/12P,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6806TD/12P,125?
For technical support, including LD6806TD/12P,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6806TD/12P,125 requirements.
6.How does Aetrix verify that LD6806TD/12P,125 is sourced from the original manufacturer or authorized distributors?
All LD6806TD/12P,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6806TD/12P,125 meets industry standards.
7.What is the process for return or replacement of LD6806TD/12P,125?
All LD6806TD/12P,125 units undergo pre-shipment inspection (PSI). If there is an issue with LD6806TD/12P,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6806TD/12P,125 part is unused and in its original packaging.
Return procedure for LD6806TD/12P,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6806TD/12P,125 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

