NXP Semiconductors LD6806TD/20H,125
- Part No.:
- LD6806TD/20H,125
- Manufacturer:
- NXP Semiconductors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LD6806TD/20H,125.pdf
- Description:
- IC REG LINEAR 2V 200MA 5TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,389
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6806TD/20H,125 from NXP Semiconductors is a 2.0 V fixed-output, high-ohmic-state ultra-low-dropout linear regulator in SOT753 (TSOP5) package, delivering 200 mA with 80 mV typical dropout at full load, 30 µV RMS output noise (10 Hz–100 kHz), and 55 dB PSRR at 1 kHz - designed for power-sensitive mobile handset and media player subsystems requiring stable low-noise bias.
For engineers reviewing the LD6806TD/20H,125 datasheet, LD6806TD/20H,125 pinout, LD6806TD/20H,125 application, or LD6806TD/20H,125 equivalent, key selection criteria include its 2.3–5.5 V input range, 2.0 V fixed output, active-HIGH enable threshold (1.4 V min), thermal shutdown at 160 °C, and high-ohmic output disable state - all critical for battery-powered portable designs with tight voltage margins and fast enable control.
Technical Context
The LD6806TD/20H,125 implements a PMOS pass transistor architecture enabling ultra-low dropout and fast 200 µs startup time. Its internal reference generator and error amplifier maintain output regulation across ±3% initial accuracy and ±4% variation over −40 °C to +85 °C ambient.
Thermal protection triggers at 160 °C junction temperature with 20 K hysteresis, while overcurrent limiting caps peak output at 300 mA under fault conditions. The device uses no external compensation and requires only a 1.0 µF ceramic output capacitor for stability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.0 V ±2% at +25 °C; ±3% over full temperature range - ensures precise core/bias rail for 2.0 V logic or analog circuitry. |
| Dropout Voltage | 80 mV typical at 200 mA load - enables operation down to VIN = 2.08 V, maximizing battery runtime in single-cell Li-ion systems. |
| PSRR | 55 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters feeding the LDO input. |
| Output Noise | 30 µV RMS (10 Hz–100 kHz) - supports noise-sensitive RF, audio, and ADC reference applications without added filtering. |
| Enable Threshold | VIH = 1.4 V min; VIL = 0.4 V max - compatible with 1.8 V and 3.3 V GPIOs for clean digital control without level-shifting. |
| Quiescent Current | 70–100 µA operating; 0.1–1.0 µA in shutdown - minimizes standby power in always-on subsystems. |
| Thermal Shutdown | 160 °C trip with 20 K hysteresis - protects against sustained overload or poor PCB thermal design without latch-up. |
Pinout & Package
SOT753 (TSOP5) plastic surface-mounted package: 5-lead gull-wing, 3.0 mm × 2.5 mm × 1.1 mm body, 0.95 mm lead pitch, RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Input supply voltage | Accepts 2.3–5.5 V; requires local 1 µF ceramic decoupling near pin for stability and transient response. |
| 2 (GND) | Ground reference | Low-impedance return path; must connect directly to PCB ground plane with minimal trace inductance. |
| 3 (EN) | Enable control input | Active-HIGH logic; drives internal regulator when ≥1.4 V; pulls output to high-impedance state when <0.4 V. |
| 4 (n.c.) | No connection | Internally unconnected; must remain floating - no routing or soldering allowed. |
| 5 (OUT) | Regulated output | Delivers 2.0 V at up to 200 mA; requires 1.0 µF X7R ceramic capacitor with ESR 5–500 mΩ for stability. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 80 mV typical at 200 mA enables >96% efficiency at 2.0 V output from 3.7 V Li-ion, extending usable battery voltage range. |
| High-ohmic disable state | Outputs enter true 3-state (high-Z) mode when disabled - prevents back-powering or loading of downstream circuits during sleep. |
| Low-noise regulation | 30 µV RMS noise allows direct powering of RF transceivers, precision ADCs, and PLL VCOs without additional LDO stages. |
| Fast 200 µs startup | Enables rapid power sequencing in multi-rail systems where LDO activation must align tightly with processor wake signals. |
| Integrated ESD protection | 10 kV HBM rating eliminates need for external TVS on EN or OUT pins in handheld ESD-prone environments. |
Applications
| Mobile Phone Baseband Power | Wireless Headset Audio Bias |
|---|---|
Use Scenario: Supplying 2.0 V bias to baseband processor I/O banks and memory interfaces in compact smartphone designs. IC Role / Device Role / Timing Role: Primary low-noise, fast-enabling LDO delivering regulated 2.0 V rail synchronized with AP power-up sequence. Use Value: Enables reliable 2.0 V logic operation down to 2.08 V input, preserving battery life while meeting strict 30 µV noise requirements for high-speed data integrity. | Use Scenario: Providing clean 2.0 V supply to MEMS microphones and Class-D audio amplifiers in Bluetooth headsets. IC Role / Device Role / Timing Role: Low-noise post-regulator stepping down from 3.3 V system rail to meet microphone SNR and amplifier THD specifications. Use Value: 55 dB PSRR rejects switching noise from primary DC-DC, and high-Z disable prevents battery drain during headset idle mode. |
| Portable Media Player Codec | Wearable Sensor Hub Core Rail |
Use Scenario: Powering stereo audio codec ICs requiring stable 2.0 V analog and digital supplies in MP3 players. IC Role / Device Role / Timing Role: Dedicated LDO for codec AVDD/DVDD rails, enabled only during playback to minimize quiescent loss. Use Value: 30 µV RMS noise meets codec dynamic range specs; 200 µs startup ensures zero audio pop on play command execution. | Use Scenario: Delivering 2.0 V core voltage to ultra-low-power sensor fusion MCUs in fitness trackers. IC Role / Device Role / Timing Role: Always-on LDO supplying MCU core during deep-sleep, with EN controlled by motion interrupt. Use Value: 0.1 µA shutdown current extends battery life to >6 months; thermal watchdog prevents overheating in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A0520PDBVR | 200 mA, 2.0 V fixed, 170 mV dropout (typ), SOT-23-5 package, 25 µV noise | Higher dropout limits use below 2.17 V input; smaller footprint but lower thermal performance (Rth(j-a) = 240 K/W vs. 125 K/W) | Select when board space is constrained and input voltage remains ≥2.2 V; verify thermal margin in enclosed wearables. |
| MCP1700T-2002E/TT | 250 mA, 2.0 V fixed, 178 mV dropout (typ), SOT-23-3 package, no enable pin | Lacks EN control and high-Z disable; requires external logic for sequencing; higher dropout reduces battery utilization | Choose only for cost-sensitive, non-sequenced applications where enable functionality is unnecessary and input stays >2.2 V. |
Compared with TPS7A0520PDBVR and MCP1700T-2002E/TT, LD6806TD/20H,125 delivers superior dropout performance (80 mV vs. ≥170 mV), lower thermal resistance (125 K/W), and true high-ohmic disable - making it optimal for space-constrained, battery-critical mobile subsystems demanding maximum runtime and clean sequencing.
Availability
LD6806TD/20H,125 is available at Aetrix Electronics and suitable for mobile phone handsets, wireless headsets, portable media players, and wearable sensor hubs requiring stable component supply, low-noise regulation, and fast enable control.
Supply support for LD6806TD/20H,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer electronics.
The LD6806 series belongs to NXP's ultra-low-dropout regulator product line, engineered specifically for miniaturized portable electronics where board space, battery efficiency, and signal integrity are critical design constraints.
FAQ
What is the maximum input voltage rating for LD6806TD/20H,125?
The LD6806TD/20H,125 has an absolute maximum input voltage of +6.0 V for transient events up to 4 ms, with recommended continuous operation between 2.3 V and 5.5 V. Exceeding 5.5 V continuously risks exceeding thermal limits or triggering internal protection, so system-level input filtering and clamping should be designed accordingly for the LD6806TD/20H,125.
Does LD6806TD/20H,125 require an external output capacitor, and what value is recommended?
Yes, LD6806TD/20H,125 requires a minimum 1.0 µF ceramic output capacitor (X7R dielectric, ±30% tolerance) with ESR between 5 mΩ and 500 mΩ for stability. Using less than 0.7 µF risks oscillation or poor transient response; the capacitor must be placed within 2 mm of the OUT and GND pins to maintain LD6806TD/20H,125 performance.
How does the high-ohmic disable state of LD6806TD/20H,125 function during shutdown?
When the EN pin voltage drops below 0.4 V, LD6806TD/20H,125 disables its pass transistor and places the OUT pin in a high-impedance (3-state) condition - effectively disconnecting the output from both input and ground. This prevents back-powering, leakage into downstream circuits, and unintended loading, which is essential for LD6806TD/20H,125 use in multi-rail portable systems with independent power domains.
What is the thermal resistance (Rth(j-a)) of LD6806TD/20H,125, and how does it affect PCB layout?
The LD6806TD/20H,125 has a typical Rth(j-a) of 125 K/W under standard two-layer PCB conditions. To achieve this, the GND pin must connect to a large copper pour, and thermal vias should link the pad to inner ground planes. Poor layout can raise Rth(j-a) significantly, causing premature thermal shutdown at ≤150 mW dissipation - a key constraint for LD6806TD/20H,125 in compact designs.
Can LD6806TD/20H,125 be used with a 1.8 V enable signal, and what are the voltage thresholds?
Yes, LD6806TD/20H,125 supports 1.8 V GPIOs: its EN pin requires VIH ≥ 1.4 V to activate and VIL ≤ 0.4 V to disable. A 1.8 V logic HIGH comfortably exceeds the 1.4 V minimum, ensuring robust turn-on; the 0.4 V LOW threshold provides noise margin against ground bounce. No level-shifter is needed for LD6806TD/20H,125 interfacing with common 1.8 V or 3.3 V microcontrollers.
LD6806TD/20H,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.13V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- 55dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
LD6806TD/20H,125 FAQ
1.How can I place an order for LD6806TD/20H,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6806TD/20H,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6806TD/20H,125 reliable?
The price and inventory of LD6806TD/20H,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6806TD/20H,125 is usually 5 days.
3.What payment methods are accepted for LD6806TD/20H,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6806TD/20H,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6806TD/20H,125?
LD6806TD/20H,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6806TD/20H,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6806TD/20H,125?
For technical support, including LD6806TD/20H,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6806TD/20H,125 requirements.
6.How does Aetrix verify that LD6806TD/20H,125 is sourced from the original manufacturer or authorized distributors?
All LD6806TD/20H,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6806TD/20H,125 meets industry standards.
7.What is the process for return or replacement of LD6806TD/20H,125?
All LD6806TD/20H,125 units undergo pre-shipment inspection (PSI). If there is an issue with LD6806TD/20H,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6806TD/20H,125 part is unused and in its original packaging.
Return procedure for LD6806TD/20H,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6806TD/20H,125 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

