My Inquiry
My Account
NXP Semiconductors LD6806TD/22P,125
- Part No.:
- LD6806TD/22P,125
- Manufacturer:
- NXP Semiconductors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LD6806TD/22P,125.pdf
- Description:
- IC REG LINEAR 2.2V 200MA 5TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:27,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6806TD/22P,125 from NXP Semiconductors is a 2.2 V fixed-output, low-noise, ultra-low-dropout linear regulator in SOT753 (TSOP5) package, delivering up to 200 mA with 80 mV typical dropout at full load, 30 µV RMS output noise (10 Hz–100 kHz), and 200 µs startup time-designed for power-sensitive mobile handset and media player subsystems requiring stable low-voltage rails.
For engineers reviewing the LD6806TD/22P,125 datasheet, LD6806TD/22P,125 pinout, LD6806TD/22P,125 application, or LD6806TD/22P,125 equivalent, key selection criteria include its low-ohmic pull-down output stage during disable, ±0.5% output voltage accuracy over temperature, 55 dB PSRR at 1 kHz, thermal shutdown with 20 K hysteresis, and compatibility with 1 µF X7R ceramic output capacitors.
Technical Context
The LD6806TD/22P,125 implements a PMOS pass transistor architecture enabling ultra-low dropout operation and fast transient response. Its enable input (active HIGH, VIH ≥ 1.4 V) controls a dedicated low-ohmic pull-down switch (Rpd = 100 Ω typical) that actively discharges the output during shutdown-critical for systems requiring controlled power sequencing and leakage suppression.
Internally integrated features include thermal protection (Tsd = 160 °C, Tsd(hys) = 20 K), overcurrent limiting, and ESD robustness (10 kV HBM). The regulator operates across −40 °C to +85 °C ambient, supports input voltages from 2.3 V to 5.5 V, and maintains stability with 1 µF ±30% X7R output capacitance and ≤500 mΩ ESR.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 2.2 V ±0.5% at +25 °C; ±3% over −30 °C to +85 °C - ensures precise biasing of 2.2 V logic or analog circuitry without external feedback. |
| Dropout voltage | 80 mV typical at 200 mA - enables operation with VIN as low as 2.28 V while sustaining full rated load, maximizing battery runtime in portable devices. |
| PSRR | −55 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters, protecting noise-sensitive RF or audio blocks. |
| Output noise | 30 µV RMS (10 Hz–100 kHz) - minimizes jitter in clock buffers and noise in precision ADC reference supplies. |
| Quiescent current | 155 µA typical at 200 mA load; 0.1 µA in shutdown - reduces standby power loss in always-on system modules. |
| Startup time | 200 µs to 95% of 2.2 V - supports fast wake-up sequences in power-gated subsystems without supply rail delay bottlenecks. |
| Thermal resistance | Rth(j-a) = 125 K/W - requires minimal PCB copper area for thermal management in compact handheld layouts. |
Pinout & Package
SOT753 (TSOP5) plastic surface-mounted package: 5-lead gull-wing, 3.0 mm × 2.5 mm × 1.1 mm body, 0.95 mm lead pitch, Pb-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN | Supply voltage input | Accepts 2.3 V–5.5 V unregulated input; requires local 1 µF ceramic decoupling close to pin. |
| 2 GND | Supply ground | Primary return path for regulator current and internal reference; must connect to low-impedance ground plane. |
| 3 EN | Enable input (active HIGH) | Logic-level control: ≥1.4 V enables regulation; ≤0.4 V disables output and activates 100 Ω pull-down. |
| 4 n.c. | Not connected | No internal connection; leave floating or tie to GND per layout best practice-no electrical function. |
| 5 OUT | Regulated output voltage | Delivers 2.2 V ±0.5% to load; requires 1 µF X7R ceramic capacitor with ≤500 mΩ ESR for stability. |
Key Features
| Feature | Design Value |
|---|---|
| Low-ohmic pull-down on disable | 100 Ω typical Rpd actively discharges output to prevent floating or unintended biasing of downstream circuitry. |
| Ultra-low noise output | 30 µV RMS noise (10 Hz–100 kHz) enables clean power for RF transceivers and high-resolution ADCs without additional filtering. |
| Fast enable/disable timing | 200 µs startup and 300 µs shutdown ensure tight synchronization with system power states and reduce wake/sleep latency. |
| Integrated thermal protection | 160 °C shutdown with 20 K hysteresis prevents permanent damage during sustained overload or poor heatsinking conditions. |
| Pb-free, halogen-free packaging | Meets dark green compliance standards (RoHS, JESD22-A115C, IEC 61340-3-1), supporting environmentally regulated consumer electronics. |
Applications
| Mobile Phone Baseband Power | Media Player Audio Codec Supply |
|---|---|
Use Scenario: Powering baseband processor I/O banks requiring stable 2.2 V rail with fast dynamic response during burst data transmission. IC Role / Device Role / Timing Role: Primary LDO supplying core logic voltage; enables rapid enable/disable synchronized with modem sleep/wake cycles. Use Value: 200 µs startup and 80 mV dropout extend usable battery range below 2.5 V while maintaining signal integrity during RF bursts. | Use Scenario: Delivering ultra-low-noise 2.2 V bias to stereo audio DAC and headphone amplifier in portable media players. IC Role / Device Role / Timing Role: Low-noise post-regulator cleaning switched-mode supply ripple before sensitive analog stages. Use Value: 30 µV RMS noise and 55 dB PSRR suppress audible switching artifacts and improve SNR by >80 dB in 24-bit audio paths. |
| Wearable Sensor Hub Supply | Bluetooth LE SoC Core Rail |
Use Scenario: Providing regulated 2.2 V to MEMS sensor fusion hub in compact wearable devices with strict size and thermal constraints. IC Role / Device Role / Timing Role: Miniaturized power source in space-constrained WLCSP/SOT753 footprint; integrates thermal and overcurrent protection. Use Value: 125 K/W thermal resistance and 0.1 µA shutdown current enable continuous sensing without thermal throttling or battery drain. | Use Scenario: Supplying 2.2 V core voltage to Bluetooth Low Energy SoC during advertising and connection events with variable current demand. IC Role / Device Role / Timing Role: Load-transient-optimized LDO responding to 0–200 mA step changes within 10 µs to prevent brownout resets. Use Value: 0.02 %/mA load regulation error and 200 mA peak capability maintain stable core voltage across BLE packet transmission bursts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1703-2202E/MB | 2.2 V fixed output, 250 mA, 600 mV dropout at 250 mA, no active pull-down, higher quiescent current (2.5 µA) | Lacks low-ohmic discharge; unsuitable where output must be actively pulled to GND during disable | Select when lowest possible dropout is critical and pull-down is not required; verify thermal performance at 200 mA. |
| Torex XC6219B222MR-G | 2.2 V fixed output, 200 mA, 160 mV dropout at 200 mA, 25 µV noise, no thermal shutdown | Higher dropout limits use in sub-2.4 V battery systems; missing thermal protection reduces robustness in thermally constrained designs | Choose for ultra-low-noise priority in non-thermal-critical applications; confirm system-level thermal margin. |
Compared with MCP1703-2202E/MB and XC6219B222MR-G, LD6806TD/22P,125 uniquely combines low-ohmic pull-down, 80 mV dropout, and integrated thermal shutdown-making it optimal for battery-powered portable systems requiring both power efficiency and safe, controlled power sequencing.
Availability
LD6806TD/22P,125 is available at Aetrix Electronics and suitable for mobile handset power management, portable media player subsystems, and wearable sensor hub designs requiring stable component supply, consistent parametric performance, and long-term production continuity.
Supply support for LD6806TD/22P,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer markets.
The LD6806 series is part of NXP's ultra-low-noise, miniaturized LDO portfolio designed specifically for space- and power-constrained portable electronics-including smartphones, wearables, and wireless audio devices-where low dropout, fast transient response, and active output discharge are essential.
FAQ
What is the nominal output voltage and tolerance of the LD6806TD/22P,125?
The LD6806TD/22P,125 delivers a fixed 2.2 V output with ±0.5% initial accuracy at +25 °C and ±3% variation across −30 °C to +85 °C ambient. This tight tolerance ensures reliable operation of 2.2 V logic interfaces and analog circuits without external trimming or calibration, directly supporting design-in confidence for portable consumer electronics.
Does the LD6806TD/22P,125 include an active pull-down feature, and how does it behave?
Yes, the LD6806TD/22P,125 incorporates a dedicated low-ohmic pull-down transistor activated when the EN pin is driven LOW. With a typical Rpd of 100 Ω, it rapidly discharges the output capacitor to GND during shutdown-preventing floating outputs, unintended turn-on of downstream FETs, or latch-up in powered-off subsystems. This behavior is confirmed in Figure 5 and Table 10 of the LD6806_SER datasheet.
What is the minimum recommended output capacitor for stable operation of the LD6806TD/22P,125?
The LD6806TD/22P,125 requires a minimum 1.0 µF X7R ceramic capacitor at the OUT pin, with ±30% tolerance over −40 °C to +125 °C and ESR between 5 mΩ and 500 mΩ. Using this capacitor ensures loop stability, meets the 200 µs startup specification, and maintains PSRR performance-verified in Section 10.1 and Table 11 of the official NXP datasheet.
How does the thermal protection mechanism work in the LD6806TD/22P,125?
The LD6806TD/22P,125 features thermal shutdown at 160 °C junction temperature (Tsd) with 20 K hysteresis (Tsd(hys)). When overheating occurs, the regulator disables output and activates the pull-down switch; it remains off until junction temperature drops to 140 °C before automatically resuming regulation. This behavior is documented in Table 10 and Figure 4 of the LD6806_SER datasheet.
Is the LD6806TD/22P,125 compatible with lead-free reflow soldering processes?
Yes, the LD6806TD/22P,125 in SOT753 package is fully compatible with standard lead-free reflow profiles per J-STD-020C. Its package thickness (<1.6 mm) and volume (<350 mm³) specify a peak reflow temperature of 260 °C. Moisture sensitivity level (MSL) and floor life follow JEDEC standards, and full process guidance is provided in NXP Application Note AN10365.
LD6806TD/22P,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.13V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- 55dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
LD6806TD/22P,125 FAQ
1.How can I place an order for LD6806TD/22P,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6806TD/22P,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6806TD/22P,125 reliable?
The price and inventory of LD6806TD/22P,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6806TD/22P,125 is usually 5 days.
3.What payment methods are accepted for LD6806TD/22P,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6806TD/22P,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6806TD/22P,125?
LD6806TD/22P,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6806TD/22P,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6806TD/22P,125?
For technical support, including LD6806TD/22P,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6806TD/22P,125 requirements.
6.How does Aetrix verify that LD6806TD/22P,125 is sourced from the original manufacturer or authorized distributors?
All LD6806TD/22P,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6806TD/22P,125 meets industry standards.
7.What is the process for return or replacement of LD6806TD/22P,125?
All LD6806TD/22P,125 units undergo pre-shipment inspection (PSI). If there is an issue with LD6806TD/22P,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6806TD/22P,125 part is unused and in its original packaging.
Return procedure for LD6806TD/22P,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6806TD/22P,125 Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
