NXP Semiconductors LD6806TD/25H,125
- Part No.:
- LD6806TD/25H,125
- Manufacturer:
- NXP Semiconductors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LD6806TD/25H,125.pdf
- Description:
- IC REG LINEAR 2.5V 200MA 5TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6806TD/25H from NXP Semiconductors is a 2.5 V, 200 mA ultra-low-dropout linear regulator in SOT753 (TSOP5) package with 60 mV dropout at full load, 30 µV RMS output noise, and active-high enable control. It delivers stable low-noise power for voltage-sensitive analog and digital interfaces in space-constrained mobile devices.
For engineers reviewing the LD6806TD/25H datasheet, LD6806TD/25H pinout, LD6806TD/25H application, or LD6806TD/25H equivalent, key selection criteria include its high-ohmic (3-state) output during disable, thermal shutdown at 160 °C, ±0.5 % output voltage accuracy at +25 °C, and compatibility with 1 µF X7R ceramic output capacitors.
Technical Context
The LD6806TD/25H implements a PMOS pass transistor architecture enabling 60 mV dropout at 200 mA, supporting operation down to VIN = VO(nom) + 0.06 V. Its internal bandgap reference and error amplifier maintain regulation across −40 °C to +85 °C ambient temperature.
It integrates thermal protection (160 °C shutdown with 20 K hysteresis), overcurrent limiting, and 10 kV HBM ESD protection. The active-high EN pin accepts 1.4 V to 5.5 V logic, with 0.4 V max LOW threshold ensuring robust noise immunity in noisy mobile environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 2.5 V ±0.5 % at +25 °C; ±3 % over −30 °C to +85 °C - ensures stable core/interface rail for precision analog circuits |
| Dropout voltage | 60 mV typical at 200 mA - enables operation from 2.56 V input, maximizing battery runtime in single-cell Li-ion systems |
| PSRR | −55 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters feeding sensitive RF or audio blocks |
| Output noise | 30 µV RMS (10 Hz–100 kHz) - meets low-noise requirements for ADC references and PLL VCO supplies |
| Quiescent current | 70 µA typical at no load; 0.1 µA in shutdown - minimizes standby power in always-on sensor nodes |
| Enable threshold | VIH = 1.4 V min; VIL = 0.4 V max - compatible with 1.8 V and 3.3 V GPIO without level shifting |
| Thermal shutdown | 160 °C junction temperature with 20 K hysteresis - prevents permanent damage during sustained overload or poor PCB heatsinking |
Pinout & Package
SOT753 (TSOP5) plastic surface-mounted package: 3.0 mm × 2.5 mm × 1.1 mm body, gull-wing leads, RoHS-compliant, halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN | Input supply voltage | Accepts 2.3 V to 5.5 V; requires local 1 µF ceramic decoupling capacitor |
| 2 GND | Power ground | Low-impedance return path; must connect directly to PCB ground plane |
| 3 EN | Enable control input | Active HIGH; pulls output to high-impedance state when LOW |
| 4 n.c. | No connection | Internally unconnected; leave floating or tie to GND per layout best practice |
| 5 OUT | Regulated output | Delivers 2.5 V at up to 200 mA; requires 1 µF X7R ceramic capacitor for stability |
Key Features
| Feature | Design Value |
|---|---|
| High-ohmic output on disable | EN = LOW places OUT in 3-state (high-Z) mode - prevents back-powering of downstream circuitry |
| Ultra-low noise regulation | 30 µV RMS output noise enables clean power for RF transceivers and high-resolution ADCs |
| Fast start-up time | 200 µs to reach 95 % of 2.5 V - supports rapid wake-up sequences in portable applications |
| Integrated thermal protection | Auto-shutdown at 160 °C with 20 K hysteresis - eliminates need for external thermal monitoring |
| Pb-free & halogen-free | Complies with RoHS and dark green standards - satisfies environmental compliance for global consumer electronics |
Applications
| Mobile Phone Baseband | Wireless Headset Audio Codec |
|---|---|
Use Scenario: Powering baseband processor I/O banks requiring precise 2.5 V supply with minimal ripple. IC Role / Device Role / Timing Role: Low-noise LDO delivering regulated 2.5 V rail independent of battery voltage sag. Use Value: Maintains signal integrity in high-speed digital interfaces (e.g., MIPI, SDIO) by suppressing PSRR-coupled noise from switching regulators. | Use Scenario: Supplying audio codec analog section in Bluetooth headsets where EMI sensitivity is critical. IC Role / Device Role / Timing Role: Clean 2.5 V bias for DAC/ADC reference and op-amp stages. Use Value: 30 µV RMS noise ensures <65 dB SNR in 16-bit audio paths, meeting HD voice quality requirements. |
| Wearable Sensor Hub | IoT Edge Node MCU Core |
Use Scenario: Powering MEMS inertial sensors and low-power BLE SoC peripherals in compact wearables. IC Role / Device Role / Timing Role: Efficient 2.5 V supply with fast enable/disable for duty-cycled sensor acquisition. Use Value: 200 µs start-up and 0.1 µA shutdown current extend coin-cell battery life beyond 12 months. | Use Scenario: Providing regulated 2.5 V core voltage to ARM Cortex-M microcontrollers in battery-powered IoT nodes. IC Role / Device Role / Timing Role: Primary LDO for MCU VDD_IO and analog subsystems. Use Value: 60 mV dropout allows operation down to 2.56 V input, extracting maximum energy from aging primary cells. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A0525PDBVR | 200 mA, 2.5 V fixed, 170 mV dropout at 200 mA, SOT-23-5 package | Higher dropout limits use in low-VIN scenarios; lacks thermal hysteresis specification | Choose when board space permits larger SOT-23 and input voltage margin exceeds 0.2 V |
| MCP1700T-2502E/TT | 250 mA, 2.5 V fixed, 178 mV dropout at 250 mA, SOT-23-3 package (no enable) | No enable pin or thermal hysteresis; higher quiescent current (2 µA vs. 0.1 µA) | Choose only for cost-sensitive, non-enabling applications with ample input headroom |
Compared with TPS7A0525PDBVR and MCP1700T-2502E/TT, LD6806TD/25H provides superior dropout performance (60 mV vs. ≥170 mV), true 3-state disable, and tighter thermal protection-making it optimal for battery-constrained, noise-sensitive, and enable-controlled designs.
Availability
LD6806TD/25H is available at Aetrix Electronics and suitable for mobile phone handsets, wireless headsets, and wearable sensor hubs requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for LD6806TD/25H includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer markets.
The LD6806 series was designed specifically for miniaturized portable electronics, emphasizing ultra-low dropout, low noise, and high integration in sub-1 mm² packages to meet stringent size and power constraints in mobile appliances.
FAQ
What is the minimum input voltage required for stable operation of LD6806TD/25H?
The LD6806TD/25H requires a minimum input voltage of VO(nom) + Vdo = 2.5 V + 60 mV = 2.56 V at 200 mA load to maintain regulation. At lighter loads, dropout decreases - e.g., ~30 mV at 100 mA - allowing operation down to ~2.53 V. Input must remain within 2.3 V to 5.5 V absolute ratings.
Does LD6806TD/25H require an external output capacitor, and what type is recommended?
Yes, LD6806TD/25H requires a minimum 1.0 µF X7R ceramic capacitor at the OUT pin for stability, with ESR between 5 mΩ and 500 mΩ. The datasheet specifies X7R dielectric for full −40 °C to +125 °C operation; NP0/C0G is acceptable but less common for this capacitance value.
What happens to the output when the EN pin is pulled LOW on LD6806TD/25H?
When EN is pulled LOW (<0.4 V), LD6806TD/25H enters shutdown mode and places the OUT pin in a high-impedance (3-state) condition - effectively disconnecting the output from the internal regulator. This prevents back-powering of downstream circuitry and reduces system-level leakage current.
How does the thermal protection of LD6806TD/25H behave during overload conditions?
LD6806TD/25H shuts down at 160 °C junction temperature and remains off until the junction cools by 20 K (to ≤140 °C), at which point it automatically resumes regulation. This hysteresis prevents thermal oscillation during sustained overload or inadequate PCB copper area.
Is LD6806TD/25H compatible with lead-free reflow soldering processes?
Yes, LD6806TD/25H is Pb-free and RoHS-compliant. Its SOT753 package is qualified for standard lead-free reflow profiles per J-STD-020, with peak temperatures up to 260 °C. No special pre-bake or moisture sensitivity handling is required beyond standard MSL1 classification.
LD6806TD/25H,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.13V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- 55dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
LD6806TD/25H,125 FAQ
1.How can I place an order for LD6806TD/25H,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6806TD/25H,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6806TD/25H,125 reliable?
The price and inventory of LD6806TD/25H,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6806TD/25H,125 is usually 5 days.
3.What payment methods are accepted for LD6806TD/25H,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6806TD/25H,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6806TD/25H,125?
LD6806TD/25H,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6806TD/25H,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6806TD/25H,125?
For technical support, including LD6806TD/25H,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6806TD/25H,125 requirements.
6.How does Aetrix verify that LD6806TD/25H,125 is sourced from the original manufacturer or authorized distributors?
All LD6806TD/25H,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6806TD/25H,125 meets industry standards.
7.What is the process for return or replacement of LD6806TD/25H,125?
All LD6806TD/25H,125 units undergo pre-shipment inspection (PSI). If there is an issue with LD6806TD/25H,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6806TD/25H,125 part is unused and in its original packaging.
Return procedure for LD6806TD/25H,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6806TD/25H,125 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

