My Inquiry
My Account
NXP Semiconductors LD6806TD/36P,125
- Part No.:
- LD6806TD/36P,125
- Manufacturer:
- NXP Semiconductors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LD6806TD/36P,125.pdf
- Description:
- IC REG LINEAR 3.6V 200MA 5TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:15,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6806TD/36P,125 from NXP Semiconductors is a 3.6 V, 200 mA ultra-low-dropout linear regulator in SOT753 (TSOP5) package with 80 mV typical dropout at full load, 30 µV RMS output noise (10 Hz–100 kHz), and active-HIGH enable pin. It delivers stable low-noise power for RF and analog circuitry in space-constrained mobile handsets and portable media players.
For engineers reviewing the LD6806TD/36P,125 datasheet, LD6806TD/36P,125 pinout, LD6806TD/36P,125 application, or LD6806TD/36P,125 equivalent, key selection criteria include its 3.6 V fixed output, low-ohmic pull-down on disable (Rpd = 100 Ω), thermal shutdown at 160 °C, and compatibility with 1 µF X7R ceramic output capacitors.
Technical Context
The LD6806TD/36P,125 uses a PMOS pass transistor architecture enabling ultra-low dropout and high PSRR (−55 dB at 1 kHz). Its internal reference generator and error amplifier maintain regulation across −40 °C to +85 °C ambient, while integrated thermal protection disables output above 160 °C with 20 K hysteresis.
Unlike H-variant devices, the /36P suffix confirms inclusion of an internal pull-down transistor that actively sinks current at the OUT pin during disable, ensuring rapid discharge of downstream capacitance without external components. This enables clean power sequencing in multi-rail systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 3.6 V ±2 % over −40 °C to +85 °C; supports precision analog/RF biasing without external feedback. |
| Dropout voltage | 80 mV typical at 200 mA; enables operation with VIN as low as 3.68 V, maximizing battery runtime in single-cell Li-ion systems. |
| PSRR | −55 dB at 1 kHz; suppresses switching noise from upstream DC-DC converters feeding sensitive analog circuits. |
| Output noise | 30 µV RMS (10 Hz–100 kHz); meets low-noise requirements for ADC references and RF synthesizer supplies. |
| Enable threshold | VIH = 1.4 V min; compatible with 1.8 V and 3.3 V logic families without level-shifting. |
| Quiescent current | 70–100 µA operating; drops to 0.1–1.0 µA in shutdown-critical for always-on sensor nodes. |
| Pull-down resistance | 100 Ω typical when disabled; discharges 1 µF load in <300 µs, supporting fast power-down sequences. |
Pinout & Package
SOT753 (TSOP5) plastic surface-mounted package: 5-lead gull-wing, 0.95 mm pitch, body size 2.9 × 1.5 × 1.1 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Input supply voltage | Accepts 2.3–5.5 V; requires local 1 µF ceramic decoupling for stability. |
| 2 (GND) | Ground reference | Low-impedance return path; must connect directly to PCB ground plane for thermal and noise performance. |
| 3 (EN) | Enable control input | Active-HIGH logic; drives device ON when ≥1.4 V; pulls OUT to GND via internal transistor when <0.4 V. |
| 4 (n.c.) | No connection | Internally unconnected; must remain floating-no external tie or routing. |
| 5 (OUT) | Regulated output | Delivers 3.6 V @ 200 mA; includes internal 100 Ω pull-down to GND when EN = LOW. |
Key Features
| Feature | Design Value |
|---|---|
| Low-ohmic disable | Integrated 100 Ω pull-down transistor ensures fast, controlled discharge of output capacitance-eliminates need for external bleeder resistors. |
| Ultra-low noise | 30 µV RMS output noise enables direct powering of precision analog stages (e.g., VCOs, ADC references) without additional filtering. |
| Fast start-up | 200 µs start-up time allows tight power sequencing control in multi-voltage rail systems. |
| Robust protection | Thermal shutdown (160 °C), overcurrent limiting, and 10 kV HBM ESD rating ensure reliability in handheld and portable environments. |
| Miniature footprint | SOT753 package (2.9 × 1.5 mm) supports high-density PCB layouts in smartphones and wearables. |
Applications
| Mobile Phone Power Management | RF Front-End Bias Supply |
|---|---|
Use Scenario: Providing clean, regulated 3.6 V bias to cellular transceiver ICs and power amplifiers in LTE/5G handset designs. IC Role / Device Role / Timing Role: Low-noise LDO delivering stable voltage to RF blocks sensitive to supply ripple and noise. Use Value: 30 µV RMS noise and −55 dB PSRR prevent AM-to-PM distortion and phase noise degradation in transmit paths. | Use Scenario: Supplying 3.6 V to low-noise amplifiers (LNAs) and mixer stages in Bluetooth/Wi-Fi modules. IC Role / Device Role / Timing Role: Precision voltage source maintaining signal integrity in high-frequency analog signal chains. Use Value: 80 mV dropout enables operation from partially discharged batteries while sustaining 200 mA peak current for burst-mode transmission. |
| Portable Media Player Audio Core | Digital Camera Sensor Interface |
Use Scenario: Powering DACs, headphone amplifiers, and audio codecs in compact MP3 players and wireless earbuds. IC Role / Device Role / Timing Role: Ultra-low-noise regulator supplying analog audio circuitry requiring minimal supply-induced THD. Use Value: 30 µV RMS noise directly translates to >100 dB SNR in audio signal paths, meeting Hi-Res Audio specifications. | Use Scenario: Delivering 3.6 V to CMOS image sensor analog front-ends and timing controllers in smartphone cameras. IC Role / Device Role / Timing Role: Stable, sequenced supply enabling clean pixel readout and low dark-current operation. Use Value: Active pull-down (100 Ω) ensures rapid sensor power-down between frames, reducing standby leakage and improving frame-to-frame isolation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A0536PDBVR | 3.6 V fixed output, 200 mA, 170 mV dropout (typ), 30 µV noise, SOT-23-5 package | Larger dropout limits use with <3.77 V input; same noise and enable behavior | Select if SOT-23-5 footprint is preferred and higher dropout is acceptable in system margin. |
| MCP1700T-3602E/TT | 3.6 V fixed output, 250 mA, 600 mV dropout (typ), 40 µV noise, SOT-23-3 package (no enable) | No enable pin or pull-down; higher dropout reduces battery efficiency; no sequencing control | Choose only for cost-sensitive, non-sequenced applications where enable functionality is unnecessary. |
Compared with TPS7A0536PDBVR and MCP1700T-3602E/TT, LD6806TD/36P,125 offers superior dropout (80 mV vs. 170/600 mV) and integrated pull-down for precise power sequencing-critical for modern portable systems with tight voltage margins and multi-rail coordination.
Availability
LD6806TD/36P,125 is available at Aetrix Electronics and suitable for mobile phone handsets, portable media players, and digital camera modules requiring stable component supply, consistent parametric performance, and long-term production continuity.
Supply support for LD6806TD/36P,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer markets.
The LD6806 series was designed specifically for miniaturized portable electronics, emphasizing ultra-low dropout, low noise, and integrated enable/pull-down functionality to simplify power architecture in space- and battery-constrained devices.
FAQ
What is the nominal output voltage of the LD6806TD/36P,125?
The LD6806TD/36P,125 provides a fixed nominal output voltage of 3.6 V, with guaranteed tolerance of ±2 % over the full operating temperature range (−40 °C to +85 °C) and load (1 mA to 200 mA). This value is laser-trimmed during manufacturing and does not require external resistive feedback.
Does the LD6806TD/36P,125 include an enable pin, and what is its logic polarity?
Yes, the LD6806TD/36P,125 includes an active-HIGH enable (EN) pin (Pin 3). The device operates normally when EN voltage is ≥1.4 V and enters low-power shutdown with active pull-down when EN falls below 0.4 V. This matches standard 1.8 V and 3.3 V GPIO logic levels without level shifters.
What is the purpose of the 'P' suffix in LD6806TD/36P,125?
The 'P' suffix in LD6806TD/36P,125 denotes the low-ohmic output variant: when disabled via the EN pin, an internal 100 Ω pull-down transistor connects the OUT pin to GND. This actively discharges external capacitance-unlike 'H' variants, which go high-impedance-and eliminates need for external bleed resistors in power sequencing.
What output capacitor is required for stable operation of the LD6806TD/36P,125?
The LD6806TD/36P,125 requires a minimum 1.0 µF X7R ceramic capacitor at the OUT pin for stability, with ESR between 5 mΩ and 500 mΩ. A 1.0 µF, 0805-size X7R capacitor rated for −40 °C to +125 °C meets all specifications and is recommended for production designs.
What thermal protection features does the LD6806TD/36P,125 include?
The LD6806TD/36P,125 integrates thermal shutdown that disables the output when junction temperature reaches 160 °C, with 20 K hysteresis (re-enables at ~140 °C). This protects the device and system during overload or poor heatsinking conditions, and is independent of input voltage or load current.
LD6806TD/36P,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.6V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.13V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- 55dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
LD6806TD/36P,125 FAQ
1.How can I place an order for LD6806TD/36P,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6806TD/36P,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6806TD/36P,125 reliable?
The price and inventory of LD6806TD/36P,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6806TD/36P,125 is usually 5 days.
3.What payment methods are accepted for LD6806TD/36P,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6806TD/36P,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6806TD/36P,125?
LD6806TD/36P,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6806TD/36P,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6806TD/36P,125?
For technical support, including LD6806TD/36P,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6806TD/36P,125 requirements.
6.How does Aetrix verify that LD6806TD/36P,125 is sourced from the original manufacturer or authorized distributors?
All LD6806TD/36P,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6806TD/36P,125 meets industry standards.
7.What is the process for return or replacement of LD6806TD/36P,125?
All LD6806TD/36P,125 units undergo pre-shipment inspection (PSI). If there is an issue with LD6806TD/36P,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6806TD/36P,125 part is unused and in its original packaging.
Return procedure for LD6806TD/36P,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6806TD/36P,125 Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
