My Inquiry
My Account
NXP Semiconductors LD6815TD/36H,125
- Part No.:
- LD6815TD/36H,125
- Manufacturer:
- NXP Semiconductors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LD6815TD/36H,125.pdf
- Description:
- IC REG LINEAR 3.6V 150MA 5TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,242
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6815TD/36H,125 from NXP Semiconductors is a fixed-output 3.6 V, 150 mA low-dropout linear regulator with ultra-high PSRR (75 dB at 1 kHz), 250 mV dropout at full load, and high-ohmic (3-state) output during disable. It operates from 2.3 V to 5.5 V input and targets power-sensitive portable applications requiring clean, stable voltage rails.
For engineers reviewing the LD6815TD/36H,125 datasheet, LD6815TD/36H,125 pinout, LD6815TD/36H,125 application, or LD6815TD/36H,125 equivalent, this page delivers verified electrical specs, TSOP5 package details, enable-controlled shutdown behavior, noise performance (40 µV RMS), and real-world selection guidance for mobile and imaging power management.
Technical Context
The LD6815TD/36H,125 uses a PMOS pass transistor architecture enabling low dropout and high PSRR without external compensation. Its enable input (EN, active HIGH) controls a high-ohmic output state-no pull-down-ensuring isolation during standby. Startup time is 150 µs with 1 µF output capacitance.
It features overcurrent protection, 0.1 µA shutdown quiescent current, and 6 kV HBM ESD rating. Thermal resistance is 125 K/W (junction-to-ambient), and it requires ≥0.7 µF X7R ceramic output capacitance with 5–500 mΩ ESR for stability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 3.6 V ±2% over −40 °C to +85 °C; enables precise biasing of 3.3 V–3.6 V logic and analog circuits. |
| Max output current | 150 mA continuous; supports core logic, sensors, or RF front-end stages in compact portable devices. |
| Dropout voltage | 250 mV at 150 mA; allows operation down to VIN = 3.85 V while maintaining regulation-critical for battery-powered systems. |
| PSRR | 75 dB at 1 kHz; suppresses switching noise from upstream DC-DC converters feeding sensitive analog or RF blocks. |
| RMS output noise | 40 µV (10 Hz–100 kHz); ensures low-noise supply for ADC references, camera ISPs, or audio codecs. |
| Quiescent current | 0.1 µA in shutdown (VEN ≤ 0.4 V); minimizes battery drain during deep sleep in always-on mobile subsystems. |
| Enable threshold | VIL = 0.4 V max, VIH = 1.1 V min; compatible with 1.8 V and 3.3 V GPIOs without level-shifting. |
Pinout & Package
SOT753 (TSOP5) plastic surface-mount package: 2.9 × 1.5 × 1.0 mm, 5-lead, lead pitch 0.95 mm. RoHS-compliant, moisture sensitivity level (MSL) 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN | Regulator input | Accepts 2.3–5.5 V unregulated supply; requires ≥0.7 µF ceramic decoupling capacitor. |
| 2 GND | Ground reference | Common return path for input, output, and enable; must connect to low-impedance ground plane. |
| 3 EN | Enable control | Active-HIGH digital input; drives output into high-ohmic (3-state) mode when LOW. |
| 4 n.c. | No connection | Internally unconnected; must remain floating-no PCB trace or solder mask opening required. |
| 5 OUT | Regulated output | Delivers stable 3.6 V; connects to load and ≥0.7 µF X7R ceramic capacitor with 5–500 mΩ ESR. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-high PSRR | 75 dB at 1 kHz enables clean power delivery in noisy mixed-signal environments like smartphone basebands. |
| High-ohmic disable mode | 3-state output isolates downstream circuitry during shutdown-prevents back-powering or leakage paths. |
| Low-noise regulation | 40 µV RMS output noise (10 Hz–100 kHz) supports precision analog functions without additional filtering. |
| Robust ESD protection | 6 kV HBM rating simplifies board-level ESD design for handheld consumer products. |
| Minimal external components | Stable with only two 1 µF X7R ceramics-reduces BOM count and PCB area in space-constrained designs. |
Applications
| Smartphone Power Rail | Digital Still Camera Sensor Bias |
|---|---|
|
Use Scenario: Supplies 3.6 V bias to image sensor analog front-end and ISP core in battery-powered smartphones. IC Role / Device Role / Timing Role: Low-noise LDO delivering regulated voltage with fast startup (150 µs) to meet camera wake-up latency requirements. Use Value: 40 µV RMS noise prevents fixed-pattern noise in captured images; 75 dB PSRR rejects noise from shared PMIC switchers. |
Use Scenario: Powers CCD/CMOS sensor analog circuitry requiring stable, ripple-free voltage during exposure and readout. IC Role / Device Role / Timing Role: Precision voltage source with tight output accuracy (±2%) and minimal load regulation error (0.005%/mA). Use Value: Maintains consistent sensor gain and dark current across temperature and load variation-critical for image uniformity. |
| Tablet PC Audio Codec Supply | Mobile Internet Device RF Front-End |
|
Use Scenario: Provides clean 3.6 V supply to stereo audio codec DACs and headphone amplifiers in tablets. IC Role / Device Role / Timing Role: Low-noise, low-dropout regulator placed near codec IC to minimize PCB trace inductance and noise coupling. Use Value: 40 µV RMS noise directly translates to >100 dB SNR in audio playback; 250 mV dropout extends battery runtime. |
Use Scenario: Supplies 3.6 V to RF power amplifier bias circuitry in LTE/Wi-Fi modules where supply ripple impacts EVM. IC Role / Device Role / Timing Role: High-PSRR LDO rejecting switching noise from system PMIC to preserve RF linearity and spectral purity. Use Value: 75 dB PSRR at 1 kHz reduces adjacent-channel interference caused by DC-DC ripple on PA supply rail. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS73636DBVT | 3.6 V fixed, 250 mA, 150 mV dropout, 70 dB PSRR at 1 kHz, 30 µV RMS noise | Higher current and lower dropout; slightly better noise but lower PSRR than LD6815TD/36H,125 | Choose for higher load margin or tighter dropout; verify enable polarity (active HIGH same) and thermal layout compatibility. |
| MCP1703T-3602E/MB | 3.6 V fixed, 250 mA, 600 mV dropout, 60 dB PSRR at 1 kHz, 30 µV RMS noise | Higher dropout and lower PSRR; wider input range (2.7–16 V); SOT-23-5 package | Choose only if input exceeds 5.5 V or SOT-23 footprint is mandatory; avoid where PSRR >70 dB or VIN < 4 V is required. |
Compared with TPS73636DBVT and MCP1703T-3602E/MB, the LD6815TD/36H,125 offers superior PSRR (75 dB) and lower quiescent current in shutdown (0.1 µA), making it optimal for noise-critical, battery-sensitive mobile subsystems where 150 mA suffices.
Availability
LD6815TD/36H,125 is available at Aetrix Electronics and suitable for smartphone power rails, digital still camera sensor bias, tablet audio codec supplies, and mobile internet device RF front-end applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LD6815TD/36H,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer markets.
The LD6815 series is part of NXP's low-power analog portfolio, designed specifically for ultra-low-noise, high-PSRR power management in space-constrained portable electronics such as smartphones and imaging devices.
FAQ
What is the maximum input voltage rating for the LD6815TD/36H,125?
The LD6815TD/36H,125 has an absolute maximum input voltage of +6.0 V for transient conditions (4 ms), with recommended operating range from 2.3 V to 5.5 V. Exceeding 6.0 V risks permanent damage per IEC 60134 limiting values. For reliable operation, maintain VIN within the 2.3–5.5 V window specified in Table 6 of the datasheet.
Does the LD6815TD/36H,125 include overcurrent protection?
Yes, the LD6815TD/36H,125 incorporates internal overcurrent protection that limits peak output current to 200 mA and short-circuit current to 300 mA. This safeguards both the LD6815TD/36H,125 and downstream circuitry during fault conditions without requiring external current-limiting components.
What is the output behavior of the LD6815TD/36H,125 when disabled?
When the EN pin is driven LOW (≤0.4 V), the LD6815TD/36H,125 enters shutdown mode and places its OUT pin in a high-ohmic (3-state) condition-no internal pull-down. This isolates the output from the load, preventing back-powering and minimizing leakage in battery-powered systems.
Can the LD6815TD/36H,125 be used with ceramic capacitors below 1 µF?
Yes-the LD6815TD/36H,125 is stable with output capacitance as low as 0.7 µF (X7R type, ±30% tolerance). The datasheet specifies 0.7 µF as the minimum for guaranteed stability across temperature and process variation; using 1.0 µF provides margin for ESR drift and aging.
Is the LD6815TD/36H,125 pin-compatible with other variants in the LD6815 series?
Yes-all LD6815 series devices, including LD6815TD/36H,125, share identical SOT753 (TSOP5) pinout and footprint. Output voltage and disable-mode behavior (H vs. P suffix) differ between variants, but PCB layout, thermal pad, and routing remain interchangeable across the family.
LD6815TD/36H,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.6V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 150mA (Typ)
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 35 µA
- Current - Supply (Max):
- 150 µA
- PSRR:
- 75dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Transient Voltage
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
LD6815TD/36H,125 FAQ
1.How can I place an order for LD6815TD/36H,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6815TD/36H,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6815TD/36H,125 reliable?
The price and inventory of LD6815TD/36H,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6815TD/36H,125 is usually 5 days.
3.What payment methods are accepted for LD6815TD/36H,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6815TD/36H,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6815TD/36H,125?
LD6815TD/36H,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6815TD/36H,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6815TD/36H,125?
For technical support, including LD6815TD/36H,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6815TD/36H,125 requirements.
6.How does Aetrix verify that LD6815TD/36H,125 is sourced from the original manufacturer or authorized distributors?
All LD6815TD/36H,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6815TD/36H,125 meets industry standards.
7.What is the process for return or replacement of LD6815TD/36H,125?
All LD6815TD/36H,125 units undergo pre-shipment inspection (PSI). If there is an issue with LD6815TD/36H,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6815TD/36H,125 part is unused and in its original packaging.
Return procedure for LD6815TD/36H,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6815TD/36H,125 Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
