My Inquiry
My Account
NXP Semiconductors LD6836TD/20P,125
- Part No.:
- LD6836TD/20P,125
- Manufacturer:
- NXP Semiconductors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LD6836TD/20P,125.pdf
- Description:
- IC REG LINEAR 2V 300MA 5TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:27,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6836TD/20P,125 from NXP Semiconductors is a 2.0 V fixed-output, 300 mA ultra-low-dropout linear regulator in SOT753 (SOT23-5 compatible) package, featuring 100 mV typical dropout at full load, 30 µV RMS output noise (10 Hz–100 kHz), and auto-discharge functionality via integrated pull-down transistor. It operates from 2.3 V to 5.5 V input and is designed for power-sensitive portable applications including mobile phone baseband ICs and camera sensor rails.
For engineers reviewing the LD6836TD/20P,125 datasheet, LD6836TD/20P,125 pinout, LD6836TD/20P,125 application, or LD6836TD/20P,125 equivalent, key selection criteria include its 2.0 V output accuracy (±2% over temperature), 55 dB PSRR at 1 kHz, 150 µs startup time, shutdown quiescent current of 0.1 µA, and thermal protection up to 160 °C junction temperature.
Technical Context
The LD6836TD/20P,125 implements a PMOS pass transistor architecture enabling ultra-low dropout operation and stable regulation under dynamic load conditions. Its enable input (EN) is active-HIGH with VIH ≥ 1.1 V and VIL ≤ 0.4 V, independent of input voltage, and it integrates over-temperature shutdown with 20 K hysteresis.
Unlike high-ohmic variants (e.g., LD6836TD/20H), the /20P suffix denotes an integrated 100 Ω pull-down transistor that actively discharges the output during disable, ensuring rapid rail collapse for system-level power sequencing in battery-powered devices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.0 V ±2% over −40 °C to +85 °C ambient; enables direct replacement of 2.0 V logic or analog supply rails without external feedback. |
| Dropout Voltage | 100 mV typical at 300 mA load; allows operation with VIN as low as 2.1 V while maintaining regulation - critical for single-cell Li-ion or Li-poly systems. |
| PSRR | 55 dB at 1 kHz; suppresses switching noise from upstream DC-DC converters feeding the LDO input, preserving signal integrity in RF and audio sections. |
| Output Noise | 30 µV RMS (10 Hz–100 kHz); supports low-noise analog circuits such as ADC references, camera image sensors, and precision amplifiers. |
| Quiescent Current | 0.1 µA in shutdown mode; reduces standby power loss in always-on subsystems like real-time clocks or wake-up controllers. |
| Enable Threshold | VIH = 1.1 V min, VIL = 0.4 V max; ensures reliable control from 1.8 V or 3.3 V GPIOs without level-shifting circuitry. |
| Thermal Resistance | Rth(j-a) = 125 K/W (SOT753); defines maximum power dissipation (800 mW) and safe continuous operation up to +85 °C ambient with standard PCB copper area. |
Pinout & Package
SOT753 plastic surface-mounted package (5-lead, SC-74A compatible), 3.0 mm × 1.7 mm × 1.1 mm body size, RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - IN | Regulator input voltage | Accepts 2.3 V–5.5 V unregulated supply; requires ≥0.7 µF input capacitor for stability and transient response. |
| 2 - GND | Supply ground | Common reference for all internal circuitry and external capacitors; must be connected to low-impedance PCB ground plane. |
| 3 - EN | Enable input (active HIGH) | Drives internal bias and pass transistor gate; floating state defaults to OFF; compatible with 1.8 V/3.3 V logic levels. |
| 4 - n.c. | Not connected | No internal connection; must remain unconnected on PCB to avoid parasitic coupling or ESD path disruption. |
| 5 - OUT | Regulated output voltage | Delivers 2.0 V at up to 300 mA; includes integrated 100 Ω pull-down transistor for auto-discharge when EN = LOW. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-discharge function | Integrated 100 Ω pull-down transistor on OUT pin ensures rapid discharge (<300 µs) during shutdown - eliminates need for external bleed resistors in power sequencing. |
| Low-noise regulation | 30 µV RMS output noise (10 Hz–100 kHz) enables clean power delivery to noise-sensitive analog blocks without additional filtering. |
| High PSRR at low frequency | 55 dB rejection at 1 kHz mitigates ripple from buck converter switching frequencies and their harmonics, improving system-level EMC performance. |
| Robust protection suite | Includes over-temperature shutdown (160 °C), current limiting (600 mA short-circuit), and 10 kV HBM ESD rating - enhances reliability in handheld and wearable environments. |
| Miniaturized SOT753 footprint | Compatible with SOT23-5 layouts and reflow processes; enables high-density PCB designs where WLCSP is not feasible due to assembly constraints. |
Applications
| Smartphone Baseband Power | Digital Camera Sensor Rail |
|---|---|
Use Scenario: Supplying 2.0 V to baseband processor I/O banks in LTE/5G smartphones where input voltage varies between 3.0 V and 4.2 V during battery discharge. IC Role / Device Role / Timing Role: Primary low-noise, fast-response LDO delivering regulated 2.0 V with auto-discharge to meet aggressive power-state transition requirements. Use Value: Enables sub-100 µs rail collapse during sleep mode entry, reducing leakage and meeting 3GPP power consumption targets. | Use Scenario: Powering CMOS image sensor analog front-end (AFE) and timing controller in compact digital still cameras. IC Role / Device Role / Timing Role: Low-noise 2.0 V source decoupled from noisy digital supplies, synchronized with frame capture timing via EN pin. Use Value: Maintains <1 LSB noise floor in 12-bit ADC conversion paths by suppressing supply-induced quantization errors. |
| Portable Media Player Audio Codec | Personal Navigation Device GPS Front-End |
Use Scenario: Providing clean 2.0 V bias to stereo audio DAC and headphone amplifier in battery-powered media players. IC Role / Device Role / Timing Role: Ultra-low-noise LDO isolating sensitive analog audio circuitry from shared system rail noise. Use Value: Achieves >95 dB SNR in audio playback by limiting RMS noise contribution to <0.01% of full-scale output. | Use Scenario: Supplying 2.0 V to GPS RF front-end LNA and downconverter in handheld navigation units operating from single-cell Li-ion. IC Role / Device Role / Timing Role: High-PSRR LDO rejecting switching noise from PMU DC-DC converters feeding the GPS module. Use Value: Prevents desensitization of −158 dBm GPS receiver by suppressing 1–10 MHz ripple below −70 dBc. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LD6836TD/20H | Same package and output voltage but high-ohmic (3-state) output during disable - no auto-discharge. | Used where output rail must float during shutdown (e.g., isolated domain retention). | Select LD6836TD/20H only if external discharge control or rail isolation is required; otherwise LD6836TD/20P,125 provides superior sequencing behavior. |
| Torex XC6210B202MR-G | 2.0 V fixed LDO in SOT-25; 150 mV dropout at 300 mA; 40 µV RMS noise; no integrated pull-down. | Lacks auto-discharge; requires external resistor for output discharge; lower PSRR (45 dB @ 1 kHz). | Choose XC6210B202MR-G only if cost sensitivity outweighs sequencing performance and noise requirements; LD6836TD/20P,125 delivers better noise, PSRR, and integrated discharge. |
Compared with LD6836TD/20H and XC6210B202MR-G, LD6836TD/20P,125 uniquely combines 2.0 V precision, 100 mV dropout, 30 µV noise, 55 dB PSRR, and integrated 100 Ω pull-down - making it optimal for portable systems requiring fast, controlled power-down without added components.
Availability
LD6836TD/20P,125 is available at Aetrix Electronics and suitable for smartphone baseband power, digital camera sensor rails, portable media player audio codecs, and personal navigation device GPS front-ends requiring stable component supply across production lifecycles.
Supply support for LD6836TD/20P,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and consumer applications, with leadership in power management, RF, and interface technologies.
The LD6836 series was developed specifically for ultra-low-noise, high-accuracy power delivery in space-constrained portable electronics - emphasizing miniaturization (WLCSP and SOT753), low quiescent current, and robust protection for battery-operated use cases.
FAQ
What is the nominal output voltage and tolerance of LD6836TD/20P,125?
The LD6836TD/20P,125 delivers a fixed 2.0 V output with ±2% tolerance over the full operating temperature range (−40 °C to +85 °C). This specification is guaranteed per Table 12 in the NXP datasheet and applies under 1 mA to 300 mA load conditions with input voltage between 2.3 V and 5.5 V. The /20P suffix confirms the 2.0 V variant with pull-down functionality.
Does LD6836TD/20P,125 require external capacitors, and what values are recommended?
Yes, LD6836TD/20P,125 requires both input and output capacitors for stability. Per Section 10.1 and Table 13, a minimum 0.7 µF X7R ceramic capacitor (±30% tolerance) is required on both IN and OUT pins, with 1.0 µF recommended. Equivalent Series Resistance (ESR) must be between 5 mΩ and 500 mΩ. These values ensure proper loop compensation, transient response, and shutdown timing behavior.
How does the auto-discharge function of LD6836TD/20P,125 operate during shutdown?
When the EN pin is driven LOW, LD6836TD/20P,125 activates an internal 100 Ω pull-down transistor between OUT and GND, discharging the output capacitance to 5% of nominal voltage in ≤300 µs (per Table 12). This eliminates reliance on external bleed resistors and ensures deterministic power-rail collapse for system-level sequencing - a key differentiator from high-ohmic variants like LD6836TD/20H.
What is the thermal performance of LD6836TD/20P,125 in its SOT753 package?
LD6836TD/20P,125 has a junction-to-ambient thermal resistance (Rth(j-a)) of 125 K/W in the SOT753 package (Table 11). At maximum 800 mW power dissipation (Table 9), this allows continuous operation up to +85 °C ambient with standard two-layer PCB copper area. Derating is required above this ambient temperature to maintain Tj ≤ 125 °C.
Is LD6836TD/20P,125 compatible with lead-free reflow soldering processes?
Yes, LD6836TD/20P,125 is qualified for lead-free reflow soldering per J-STD-020C. Its SOT753 package falls into the "<2.5 mm thickness, <350 mm³ volume" category, requiring a peak reflow temperature of 235 °C (Table 22). The device is RoHS-compliant, halogen-free, and rated for moisture sensitivity level 1 - no baking required prior to assembly.
LD6836TD/20P,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- 55dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
LD6836TD/20P,125 FAQ
1.How can I place an order for LD6836TD/20P,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6836TD/20P,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6836TD/20P,125 reliable?
The price and inventory of LD6836TD/20P,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6836TD/20P,125 is usually 5 days.
3.What payment methods are accepted for LD6836TD/20P,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6836TD/20P,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6836TD/20P,125?
LD6836TD/20P,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6836TD/20P,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6836TD/20P,125?
For technical support, including LD6836TD/20P,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6836TD/20P,125 requirements.
6.How does Aetrix verify that LD6836TD/20P,125 is sourced from the original manufacturer or authorized distributors?
All LD6836TD/20P,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6836TD/20P,125 meets industry standards.
7.What is the process for return or replacement of LD6836TD/20P,125?
All LD6836TD/20P,125 units undergo pre-shipment inspection (PSI). If there is an issue with LD6836TD/20P,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6836TD/20P,125 part is unused and in its original packaging.
Return procedure for LD6836TD/20P,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6836TD/20P,125 Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
