My Inquiry
My Account
NXP Semiconductors LD6836TD/21P,125
- Part No.:
- LD6836TD/21P,125
- Manufacturer:
- NXP Semiconductors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LD6836TD/21P,125.pdf
- Description:
- IC REG LINEAR 2.1V 300MA 5TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,163
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6836TD/21P,125 from NXP Semiconductors is a 2.1 V fixed-output, 300 mA ultra-low-dropout linear regulator in SOT753 (SOT23-5 compatible) package, featuring 100 mV typical dropout at full load, 30 µV RMS output noise (10 Hz–100 kHz), and auto-discharge functionality via integrated pull-down transistor. It operates from 2.3 V to 5.5 V input and delivers stable power for low-voltage digital cores in portable consumer devices.
For engineers reviewing the LD6836TD/21P,125 datasheet, LD6836TD/21P,125 pinout, LD6836TD/21P,125 application, or LD6836TD/21P,125 equivalent, key selection criteria include its 2.1 V fixed output, active-HIGH enable with 1.1 V VIH threshold, 150 µs startup time, 55 dB PSRR at 1 kHz, and thermal shutdown at 160 °C - all critical for battery-powered, noise-sensitive subsystems requiring fast transient response and safe discharge on disable.
Technical Context
The LD6836TD/21P,125 implements a PMOS pass transistor architecture enabling ultra-low dropout and high PSRR. Its internal reference and error amplifier maintain ±0.5% output accuracy at 25 °C and ±3% over −30 °C to +85 °C ambient, with line regulation of ±0.1 %/V and load regulation of 0.0025 %/mA.
Unlike high-ohmic variants (e.g., LD6836TD/21H), this P-suffix device integrates a 100 Ω pull-down transistor on the OUT pin, ensuring rapid discharge of external capacitance during disable - essential for systems requiring controlled power sequencing and leakage minimization in standby mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 2.1 V ±3% over −30 °C to +85 °C - ensures stable core supply for 2.1 V I/O domains without external feedback. |
| Dropout voltage | 100 mV typical at 300 mA - enables operation down to VIN = 2.2 V while maintaining regulation, maximizing battery runtime. |
| PSRR | 55 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters feeding the LDO input. |
| Output noise | 30 µV RMS (10 Hz–100 kHz) - meets low-noise requirements for ADC references and RF bias rails. |
| Enable threshold | VIH = 1.1 V min, VIL = 0.4 V max - compatible with 1.8 V and 3.3 V logic-level control signals without level shifting. |
| Startup time | 150 µs to 95% of 2.1 V - supports fast wake-up in power-gated subsystems. |
| Quiescent current | 0.1 µA typical in shutdown - minimizes battery drain during deep sleep modes. |
Pinout & Package
SOT753 plastic surface-mounted package (3.1 mm × 2.7 mm × 1.3 mm), 5-lead, RoHS-compliant, lead-free, halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Input voltage supply | Accepts 2.3 V–5.5 V input; requires ≥0.7 µF ceramic input capacitor for stability. |
| 2 (GND) | Ground reference | Common return path for input, output, and enable; must connect to low-impedance ground plane. |
| 3 (EN) | Enable control input | Active-HIGH logic; drives internal pass transistor when >1.1 V; pulls OUT low when <0.4 V. |
| 4 (n.c.) | No connection | Internally unconnected; must remain floating or grounded - no external connection permitted. |
| 5 (OUT) | Regulated output | Delivers 2.1 V at up to 300 mA; includes integrated 100 Ω pull-down for auto-discharge on disable. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-discharge function | Integrated 100 Ω pull-down transistor on OUT pin ensures rapid discharge of load capacitance during disable - eliminates residual voltage that could cause latch-up or false wake-up. |
| Low-noise regulation | 30 µV RMS output noise (10 Hz–100 kHz) enables clean power for precision analog circuits without additional filtering. |
| High PSRR at low frequency | 55 dB rejection at 1 kHz allows direct use after noisy buck converters without added LC filtering. |
| Thermal & current protection | Over-temperature shutdown at 160 °C with 20 K hysteresis and output current limiting to 600 mA prevent damage under fault conditions. |
| ESD robustness | 10 kV HBM ESD rating on all pins - reduces need for external protection in handheld and wearable designs. |
Applications
| Smartphone Application Processor Core | Digital Still Camera Image Sensor Bias |
|---|---|
Use Scenario: Powers 2.1 V I/O domain of application processor during active and low-power states, with fast enable/disable cycling. IC Role / Device Role / Timing Role: Primary low-noise post-regulator delivering stable 2.1 V from shared 3.3 V or 4.2 V battery rail. Use Value: 150 µs startup and auto-discharge ensure deterministic power sequencing and eliminate hold-up voltage that could corrupt memory state on suspend/resume. | Use Scenario: Supplies clean 2.1 V bias to CMOS image sensor analog front-end during exposure and readout phases. IC Role / Device Role / Timing Role: Low-noise LDO placed adjacent to sensor die to minimize trace inductance and noise coupling. Use Value: 30 µV RMS noise and 55 dB PSRR prevent temporal noise and pattern artifacts in captured images under varying DC-DC ripple conditions. |
| Portable Media Player Audio Codec | Personal Navigation Device GPS Baseband |
Use Scenario: Provides regulated 2.1 V supply to audio codec's DAC and headphone driver circuitry. IC Role / Device Role / Timing Role: Dedicated LDO isolating sensitive analog audio paths from noisy digital supply domains. Use Value: Ultra-low dropout preserves headroom for battery voltage sag during playback, while low quiescent current extends playback time in pause mode. | Use Scenario: Supplies 2.1 V to GPS baseband IC requiring tight voltage tolerance and fast wake-from-sleep response. IC Role / Device Role / Timing Role: Always-on LDO with EN-controlled sleep mode, synchronized to GPS acquisition timing. Use Value: 0.1 µA shutdown current minimizes battery drain during extended idle periods, and 150 µs startup enables rapid signal lock upon wake command. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LD6836TD/21H | Same package and output voltage but high-ohmic (3-state) output on disable - no auto-discharge. | Used where output must float during disable (e.g., shared-bus systems), not where rapid discharge is required. | Select LD6836TD/21H only if system design explicitly requires tri-state behavior; LD6836TD/21P,125 is preferred for standalone loads with decoupling caps. |
| Torex XC6219B212MR-G | 2.1 V fixed LDO in SOT-25; 120 mV dropout at 300 mA; 45 dB PSRR at 1 kHz; no integrated pull-down. | Lacks auto-discharge; requires external MOSFET or resistor network for discharge if needed. | Choose XC6219B212MR-G only if footprint compatibility and lower cost outweigh need for integrated discharge; LD6836TD/21P,125 provides superior integration for space-constrained designs. |
Compared with LD6836TD/21H, LD6836TD/21P,125 adds guaranteed 100 Ω pull-down for deterministic discharge, while versus XC6219B212MR-G it delivers higher PSRR, lower noise, and native discharge - reducing BOM count and PCB area in portable power architectures.
Availability
LD6836TD/21P,125 is available at Aetrix Electronics and suitable for smartphone power management, portable media player audio subsystems, and GPS baseband supply requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LD6836TD/21P,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and consumer applications.
The LD6836 series was designed specifically for ultra-compact, low-noise, high-PSRR power regulation in battery-powered portable electronics - emphasizing miniaturization (WLCSP and SOT753), fast transient response, and integrated safety features.
FAQ
What is the nominal output voltage and tolerance of the LD6836TD/21P,125?
The LD6836TD/21P,125 delivers a fixed 2.1 V output with ±0.5% tolerance at +25 °C and ±3% over the full operating temperature range of −30 °C to +85 °C. This accuracy is maintained across input voltages from 2.3 V to 5.5 V and load currents from 1 mA to 300 mA, making LD6836TD/21P,125 suitable for precision voltage domains in portable systems.
Does the LD6836TD/21P,125 require an external pull-down resistor for discharge?
No. The LD6836TD/21P,125 integrates a dedicated 100 Ω pull-down transistor on the OUT pin, activated automatically when the EN pin is driven LOW. This eliminates the need for external discharge components and ensures consistent, fast discharge of output capacitance - a key differentiator from high-ohmic variants like LD6836TD/21H. The LD6836TD/21P,125 thus simplifies layout and improves reliability in space-constrained designs.
What is the minimum input capacitance required for stable operation of the LD6836TD/21P,125?
The LD6836TD/21P,125 requires a minimum 0.7 µF X7R ceramic input capacitor (±30% tolerance) placed close to the IN and GND pins. A 1.0 µF capacitor is recommended for optimal transient response and noise suppression. This capacitor stabilizes the input rail against upstream switching noise and prevents oscillation - especially critical when LD6836TD/21P,125 is fed from a DC-DC converter. Failure to meet this requirement may result in instability or degraded PSRR performance.
How does the LD6836TD/21P,125 handle thermal overload?
The LD6836TD/21P,125 incorporates thermal shutdown protection that activates at a junction temperature of 160 °C, with 20 K hysteresis to prevent oscillation near the trip point. When triggered, the device disables the pass transistor and pulls the OUT pin low via its integrated pull-down. Recovery occurs only after junction temperature falls below 140 °C. This behavior is fully specified in the datasheet and applies identically across all LD6836TD/21P,125 units regardless of ambient conditions or PCB layout.
Is the LD6836TD/21P,125 compatible with lead-free reflow soldering processes?
Yes. The LD6836TD/21P,125 is qualified for lead-free reflow soldering per J-STD-020C, with a maximum peak temperature of 260 °C. Its SOT753 package has a moisture sensitivity level (MSL) of 1, meaning it can be stored indefinitely at ≤30 °C/60% RH without baking. The recommended reflow profile includes preheat (150–200 °C), soak (183–200 °C), and reflow (peak 235–260 °C for ≤60 seconds). This ensures reliable solder joint formation without damaging LD6836TD/21P,125's internal structure.
LD6836TD/21P,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.1V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- 55dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
LD6836TD/21P,125 FAQ
1.How can I place an order for LD6836TD/21P,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6836TD/21P,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6836TD/21P,125 reliable?
The price and inventory of LD6836TD/21P,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6836TD/21P,125 is usually 5 days.
3.What payment methods are accepted for LD6836TD/21P,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6836TD/21P,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6836TD/21P,125?
LD6836TD/21P,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6836TD/21P,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6836TD/21P,125?
For technical support, including LD6836TD/21P,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6836TD/21P,125 requirements.
6.How does Aetrix verify that LD6836TD/21P,125 is sourced from the original manufacturer or authorized distributors?
All LD6836TD/21P,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6836TD/21P,125 meets industry standards.
7.What is the process for return or replacement of LD6836TD/21P,125?
All LD6836TD/21P,125 units undergo pre-shipment inspection (PSI). If there is an issue with LD6836TD/21P,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6836TD/21P,125 part is unused and in its original packaging.
Return procedure for LD6836TD/21P,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6836TD/21P,125 Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
