NXP Semiconductors LD6836TD/28H,125
- Part No.:
- LD6836TD/28H,125
- Manufacturer:
- NXP Semiconductors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LD6836TD/28H,125.pdf
- Description:
- IC REG LINEAR 2.8V 300MA 5TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,662
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LD6836TD/28H,125 from NXP Semiconductors is a 2.8 V fixed-output, 300 mA ultra-low-dropout linear regulator in SOT753 (SOT23-5 compatible) package, featuring 100 mV typical dropout at full load, 30 µVRMS output noise (10 Hz–100 kHz), and active-HIGH enable with 150 µs startup time. It delivers stable power to noise-sensitive analog circuitry in space-constrained portable devices.
For engineers reviewing the LD6836TD/28H,125 datasheet, LD6836TD/28H,125 pinout, LD6836TD/28H,125 application, or LD6836TD/28H,125 equivalent, key selection criteria include its high-ohmic (3-state) output during disable mode, ±0.5% output voltage accuracy at +25°C, 55 dB PSRR at 1 kHz, and guaranteed operation across −40°C to +85°C ambient.
Technical Context
The LD6836TD/28H,125 implements a PMOS pass transistor architecture enabling ultra-low dropout and low quiescent current. Its internal bandgap reference and error amplifier maintain tight output regulation under varying line (2.3 V–5.5 V input), load (1 mA–300 mA), and temperature conditions.
It integrates over-temperature shutdown (160°C trigger, 20 K hysteresis) and output current limiting (600 mA short-circuit protection), while the high-ohmic disable state isolates the output without pull-down-critical for systems requiring controlled power sequencing or battery-backed retention rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.8 V ±0.5% at +25°C; ±3% over −30°C to +85°C - ensures stable biasing for 2.8 V I/O interfaces and RF front-end ICs. |
| Dropout Voltage | 100 mV typical at 300 mA - enables operation from 2.9 V input, maximizing battery runtime in single-cell Li-ion or Li-poly systems. |
| PSRR | 55 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters feeding sensitive ADCs or PLLs. |
| Output Noise | 30 µVRMS (10 Hz–100 kHz) - meets low-noise requirements for precision analog sensors and audio codecs. |
| Quiescent Current | 0.1 µA typical in shutdown (VEN ≤ 0.4 V) - minimizes leakage in always-on subsystems like real-time clocks. |
| Enable Threshold | VIH = 1.1 V min, VIL = 0.4 V max - compatible with 1.8 V and 3.3 V GPIOs without level-shifting. |
| Thermal Resistance | Rth(j-a) = 125 K/W - supports 300 mA continuous output on standard 2-layer PCBs with minimal copper area. |
Pinout & Package
SOT753 plastic surface-mounted package (3.0 mm × 1.7 mm × 1.3 mm), 5-lead, RoHS-compliant, halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Regulator input voltage | Accepts 2.3 V–5.5 V supply; requires ≥0.7 µF input capacitor for stability. |
| 2 (GND) | Supply ground | Primary return path; must connect directly to low-impedance ground plane to minimize noise coupling. |
| 3 (EN) | Enable input (active HIGH) | Drives regulator ON when ≥1.1 V; pulls output to high-impedance state when <0.4 V. |
| 4 (n.c.) | No connection | Internally unconnected; must remain floating-no external tie or bypass. |
| 5 (OUT) | Regulator output voltage | Delivers regulated 2.8 V; requires ≥0.7 µF ceramic output capacitor (X7R, ESR 5–500 mΩ). |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 100 mV typical at 300 mA enables use with weak or aging batteries without brownout. |
| Low-noise regulation | 30 µVRMS noise supports high-resolution SAR ADCs and low-phase-noise clock buffers. |
| High-ohmic disable | Output floats to high impedance (not pulled low), preserving downstream node voltage during sleep modes. |
| Robust protection | Integrated thermal shutdown (160°C) and current limiting (600 mA) prevent damage during fault conditions. |
| ESD resilience | 10 kV HBM rating allows safe handling in standard assembly environments without special precautions. |
Applications
| Smartphone Baseband Power | Digital Camera Sensor Bias |
|---|---|
Use Scenario: Supplying 2.8 V to baseband processor I/O banks and RF transceiver control lines in LTE/5G handsets. IC Role / Device Role / Timing Role: Primary LDO delivering clean, sequenced power to voltage domains requiring tight regulation and fast enable response. Use Value: 150 µs startup time and 55 dB PSRR ensure rapid system wake-up and immunity to PMIC ripple during data bursts. | Use Scenario: Providing low-noise 2.8 V bias to CMOS image sensor analog front-end and ADC reference circuits. IC Role / Device Role / Timing Role: Precision analog supply LDO with minimal added noise floor to preserve dynamic range. Use Value: 30 µVRMS output noise prevents quantization errors and maintains >70 dB SNR in 12-bit imaging pipelines. |
| Portable Media Player Audio | GPS Module LNA Supply |
Use Scenario: Powering Class AB headphone amplifiers and DAC output stages in battery-powered audio players. IC Role / Device Role / Timing Role: Low-noise, low-quiescent-current LDO for signal-path analog circuitry. Use Value: 0.1 µA shutdown current extends playback time during pause; 100 mV dropout preserves headroom from 3.0 V Li-ion cells. | Use Scenario: Supplying 2.8 V to GPS/GNSS low-noise amplifier (LNA) stages in wearable navigation devices. IC Role / Device Role / Timing Role: Ultra-stable, low-ripple bias source for RF gain blocks sensitive to supply modulation. Use Value: 55 dB PSRR at 1 kHz rejects switching noise from adjacent DC-DC converters, preventing desensitization of GPS reception. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LD6836TD/28P | Same package and output voltage, but includes integrated pull-down transistor (auto-discharge function) instead of high-ohmic disable. | Required where output must be actively discharged during disable (e.g., to reset downstream logic or meet safety discharge specs). | Select LD6836TD/28P only if auto-discharge is mandatory; LD6836TD/28H,125 is preferred for isolated rail retention. |
| Torex XC6219B282MR-G | 2.8 V, 300 mA LDO in SOT-25; 120 mV dropout, 45 dB PSRR at 1 kHz, no thermal shutdown hysteresis spec. | Lacks explicit thermal hysteresis (20 K) and 10 kV HBM ESD rating; lower PSRR impacts noise-sensitive RF apps. | Use XC6219B282MR-G only in cost-sensitive, non-RF consumer apps where full NXP protection features are not required. |
Compared with LD6836TD/28P, LD6836TD/28H,125 avoids unintended discharge of backup capacitors; compared with XC6219B282MR-G, it delivers superior noise rejection and robust industrial-grade protection-making it optimal for portable RF and precision analog designs.
Availability
LD6836TD/28H,125 is available at Aetrix Electronics and suitable for smartphone baseband power, digital camera sensor bias, and portable media player audio applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LD6836TD/28H,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and mobile applications.
The LD6836 series was designed specifically for ultra-miniaturized portable electronics requiring low-noise, low-dropout regulation with high reliability and minimal board area-targeting smartphones, wearables, and IoT edge sensors.
FAQ
What is the maximum input voltage rating for LD6836TD/28H,125?
The LD6836TD/28H,125 has an absolute maximum input voltage of +6.0 V for transient conditions up to 4 ms. Its recommended operating input range is 2.3 V to 5.5 V. Exceeding 6.0 V risks permanent damage, and operation below 2.3 V may cause dropout or regulation loss. Always verify input rail margins against worst-case battery or DC-DC output tolerances in your design.
Does LD6836TD/28H,125 require an input capacitor?
Yes, LD6836TD/28H,125 requires an external input capacitor of minimum 0.7 µF (X7R ceramic, ±30% tolerance) placed close to the IN and GND pins. This stabilizes the input rail against transient current demands and improves PSRR performance. The datasheet specifies 1.0 µF as typical, and omitting or undersizing this capacitor may cause instability or increased output ripple.
What does the "H" suffix in LD6836TD/28H,125 indicate?
The "H" suffix in LD6836TD/28H,125 denotes the high-ohmic (3-state) output behavior during disable mode: when EN is low (<0.4 V), the OUT pin enters a high-impedance state rather than being actively pulled low. This feature is essential for applications requiring voltage retention on downstream nodes, such as memory backup rails or isolated analog sections.
Can LD6836TD/28H,125 be used with ceramic output capacitors?
Yes, LD6836TD/28H,125 is fully compatible with ceramic output capacitors-specifically X7R dielectric types rated ≥0.7 µF and with ESR between 5 mΩ and 500 mΩ. The device's internal compensation is optimized for ceramic caps, eliminating need for tantalum or electrolytic alternatives. Ensure capacitor placement minimizes trace inductance for best transient response.
Is LD6836TD/28H,125 pin-compatible with other SOT753 LDOs?
LD6836TD/28H,125 follows the standard SOT753 (SC-74A) pinout: Pin 1=IN, Pin 2=GND, Pin 3=EN, Pin 4=n.c., Pin 5=OUT. While mechanical footprint matches common SOT-23-5 variants, electrical compatibility depends on enable polarity, dropout, and protection features-so direct substitution requires verification of EN logic, shutdown behavior, and thermal limits. LD6836TD/28H,125 is not a generic drop-in replacement for non-NXP SOT753 LDOs.
LD6836TD/28H,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- 100 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- 55dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
LD6836TD/28H,125 FAQ
1.How can I place an order for LD6836TD/28H,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for LD6836TD/28H,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LD6836TD/28H,125 reliable?
The price and inventory of LD6836TD/28H,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LD6836TD/28H,125 is usually 5 days.
3.What payment methods are accepted for LD6836TD/28H,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LD6836TD/28H,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LD6836TD/28H,125?
LD6836TD/28H,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LD6836TD/28H,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LD6836TD/28H,125?
For technical support, including LD6836TD/28H,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LD6836TD/28H,125 requirements.
6.How does Aetrix verify that LD6836TD/28H,125 is sourced from the original manufacturer or authorized distributors?
All LD6836TD/28H,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LD6836TD/28H,125 meets industry standards.
7.What is the process for return or replacement of LD6836TD/28H,125?
All LD6836TD/28H,125 units undergo pre-shipment inspection (PSI). If there is an issue with LD6836TD/28H,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LD6836TD/28H,125 part is unused and in its original packaging.
Return procedure for LD6836TD/28H,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LD6836TD/28H,125 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

