STMicroelectronics LDF33DT-TR
- Part No.:
- LDF33DT-TR
- Manufacturer:
- STMicroelectronics
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
LDF33DT-TR.pdf
- Description:
- IC REG LINEAR 3.3V 1A DPAK
- Quantity:
- Payment:

- Shipping:

Inventory:3,137
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDF33DT-TR from STMicroelectronics is a 1 A adjustable-output low-dropout linear regulator in DFN6 (3x3) package, operating from 2.6 V to 16 V input and delivering output voltages down to 0.8 V with ±1% precision at 25 °C. It features logic-controlled enable (EN), open-drain Power Good (PG), 500 mV max dropout at 1 A, 200 μA typical quiescent current, and integrated thermal/current protection - designed for powering low-voltage microprocessors and memory in space-constrained portable systems.
For engineers reviewing the LDF33DT-TR datasheet, LDF33DT-TR pinout, LDF33DT-TR application, or LDF33DT-TR equivalent, key selection criteria include its 0.8 V–12 V adjustable output range, fast load transient response, ±1.5% output tolerance over –40 °C to 125 °C, PG threshold accuracy (±0.12×VADJ), and DFN6-3x3 thermal resistance (RthJA = 55 °C/W).
Technical Context
The LDF33DT-TR implements an internal N-channel pass transistor with error amplifier feedback via the ADJ pin, enabling precise output voltage setting using an external resistor divider. Its reference voltage is fixed at 0.8 V (typ), with ±1% tolerance over nominal conditions and ±1.5% across full temperature and load range.
It integrates dual-threshold open-drain PG monitoring (rising edge at 0.92×VADJ, falling edge at 0.8×VADJ) and EN pin with defined logic thresholds (VIL ≤ 0.8 V, VIH ≥ 2 V), supporting reliable power sequencing and shutdown control in multi-rail systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 1 A guaranteed continuous output - supports high-current SoC cores and DDR memory rails |
| Dropout voltage | 200–500 mV at 1 A - enables operation with minimal headroom (e.g., 3.3 V out from 3.6 V Li-ion) |
| Reference voltage | 0.8 V ±1% (25 °C), ±1.5% (–40 to 125 °C) - sets minimum output and defines regulation accuracy |
| Quiescent current | 200 μA typ. @ 1 A load - minimizes battery drain in always-on subsystems |
| Power Good threshold | Rising: 0.92×VADJ; Falling: 0.8×VADJ - enables accurate output monitoring with 120 mV hysteresis |
| Thermal shutdown | 170 °C with 10 °C hysteresis - protects against sustained overload or poor PCB heatsinking |
| Supply rejection | 62 dB @ 120 Hz, 55 dB @ 100 kHz - suppresses ripple from switching pre-regulators |
Pinout & Package
Package: DFN6 (3x3 mm, 0.9 mm height), exposed thermal pad connected to GND for enhanced thermal performance (RthJC = 10 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT (Pin 1) | Regulated output node | Delivers stable output; requires 2.2 μF ceramic capacitor placed adjacent for stability |
| ADJ (Pin 2) | Error amplifier inverting input | Sets output voltage via external resistor divider; referenced to 0.8 V internal bandgap |
| PG (Pin 3) | Open-drain power-good indicator | Pulled high externally (10–100 kΩ); asserts low when VOUT falls outside ±8% of VADJ |
| GND (Pin 4) | Analog and power ground | Return path for all internal circuits; tied to exposed thermal pad for thermal conduction |
| EN (Pin 5) | Active-high enable input | Drives regulator ON when ≥2 V; shuts down output and reduces Iq to ≤120 μA when ≤0.8 V |
| VIN (Pin 6) | Input supply connection | Accepts 2.6–16 V DC; requires ≥1 μF ceramic capacitor within 12.7 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable output from 0.8 V | Enables single BOM for multiple rail voltages (e.g., 1.0 V, 1.2 V, 1.8 V) using external resistors |
| Fast dynamic load response | Stabilizes within <5 µs after 1 mA → 1 A step - maintains core voltage during CPU burst activity |
| Low-noise operation | 50 µVRMS output noise (10 Hz–100 kHz) - avoids interference in ADC reference or RF bias paths |
| Logic-compatible enable | EN pin thresholds compatible with 1.8 V/3.3 V GPIO - eliminates need for level-shifting circuitry |
| Internally protected | Combines current limiting, thermal shutdown, and safe short-circuit behavior - no external fault management required |
Applications
| Battery-Powered IoT Node | Laptop Core Voltage Rail |
|---|---|
Use Scenario: Ultra-low-power sensor node powered by single-cell Li-ion (3.0–4.2 V), requiring stable 1.1 V for MCU and 1.8 V for BLE radio. IC Role / Device Role / Timing Role: Primary LDO supplying regulated core voltage; ADJ pin configured for 1.1 V output with 1% accuracy over temperature. Use Value: 200 μA quiescent current extends battery life beyond 5 years in sleep mode; 500 mV dropout allows full utilization of battery voltage down to 3.0 V. | Use Scenario: Point-of-load regulation for Intel Atom processor core (VCC_CORE), where input is 5 V from buck converter and output must be 0.85 V ±10 mV. IC Role / Device Role / Timing Role: Secondary LDO providing final-stage clean voltage; PG signal used to gate downstream power domains only after VCC_CORE is valid. Use Value: 0.8 V reference and ±1% tolerance ensure compliance with tight CPU voltage spec; fast transient response prevents brownout during instruction fetch bursts. |
| Medical Wearable Sensor Hub | Industrial PLC I/O Module |
Use Scenario: Compact ECG front-end board with analog signal chain (ADC, op-amps) and digital controller, operating from 3.7 V battery. IC Role / Device Role / Timing Role: Dual-rail LDO generating 3.3 V for digital logic and 2.5 V for precision ADC reference, both from same VIN. Use Value: 62 dB PSRR at 120 Hz suppresses ripple from battery charger switching noise; low 50 µVRMS noise preserves 16-bit ADC SNR. | Use Scenario: DIN-rail mounted programmable logic controller with isolated 24 V input, requiring 3.3 V and 5 V rails for FPGA and communication ICs in harsh industrial environment. IC Role / Device Role / Timing Role: Input-stage LDO accepting wide 2.6–16 V range to accommodate unregulated 12 V/24 V field power; EN pin controlled by system watchdog. Use Value: –40 °C to 125 °C operating range ensures reliability in cabinet temperatures up to 85 °C; thermal shutdown prevents failure under sustained overcurrent. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar adjustable LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSP12345DRVR | Fixed 3.3 V output only; no ADJ pin; 300 mV dropout at 1 A; RthJA = 65 °C/W (DFN6-2x2) | Not suitable for adjustable outputs; limited to single-rail designs | Select only if fixed 3.3 V is sufficient and thermal margin permits higher junction rise |
| NCP1117DT33RKG | Fixed 3.3 V; 1.2 V dropout at 1 A; TO-252 package; no PG or EN; ±2% output tolerance | Lacks sequencing and monitoring features; unsuitable for battery or compact PCBs | Consider only for cost-sensitive, non-sequenced, non-portable applications with ample board area |
Compared with TSP12345DRVR and NCP1117DT33RKG, the LDF33DT-TR uniquely combines adjustability, integrated PG/EN, ultra-low dropout, and DFN6-3x3 thermal performance - making it the only option among the three capable of meeting tight voltage, size, and sequencing requirements in modern portable and embedded systems.
Availability
LDF33DT-TR is available at Aetrix Electronics and suitable for battery-powered IoT nodes, medical wearable sensor hubs, and industrial PLC I/O modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LDF33DT-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for automotive, industrial, and consumer markets.
The LDF series targets high-precision, low-noise point-of-load regulation in space-constrained, thermally demanding applications - emphasizing ultra-low dropout, fast transient response, and integrated power sequencing features.
FAQ
What is the minimum input voltage required for 1.0 V output?
The LDF33DT-TR requires VIN ≥ VOUT + VDROP. With 1.0 V output and maximum dropout of 500 mV at 1 A, minimum VIN is 1.5 V. However, datasheet specifies absolute minimum VIN as 2.6 V for guaranteed operation across all conditions including line/load regulation and temperature extremes - so 2.6 V is the practical lower limit regardless of output voltage.
Can the PG pin drive an LED directly?
No - the PG pin is open-drain with only 6 mA sink capability and no internal pull-up. Driving an LED requires an external pull-up resistor to a supply voltage and a current-limiting resistor in series with the LED. Typical configuration uses 10 kΩ pull-up to 3.3 V and 1 kΩ series resistor to limit LED current to ~2.3 mA, staying within PG's 6 mA rating.
Is the exposed thermal pad electrically connected?
Yes - the exposed pad on the DFN6-3x3 package is internally connected to GND and must be soldered to a PCB copper pour tied to the system ground plane. This connection provides both electrical grounding and primary thermal conduction path; omitting it increases RthJA by ~20 °C/W and risks thermal shutdown under 1 A load.
How does the ADJ pin function in fixed-output configurations?
The LDF33DT-TR is exclusively an adjustable version - no fixed-output variants exist in this part number. The ADJ pin is mandatory for operation: it connects to the center of a resistor divider between VOUT and GND, establishing feedback for the internal error amplifier. Leaving ADJ unconnected or shorted disables regulation; correct resistor values must be selected per VOUT = 0.8 V × (1 + R1/R2).
LDF33DT-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.5V @ 1A
- Current - Output:
- 1A
- Current - Quiescent (Iq):
- 800 µA
- Current - Supply (Max):
- -
- PSRR:
- 60dB ~ 45dB (120Hz ~ 100kHz)
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DPAK
LDF33DT-TR FAQ
1.How can I place an order for LDF33DT-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for LDF33DT-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDF33DT-TR reliable?
The price and inventory of LDF33DT-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDF33DT-TR is usually 5 days.
3.What payment methods are accepted for LDF33DT-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDF33DT-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDF33DT-TR?
LDF33DT-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDF33DT-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDF33DT-TR?
For technical support, including LDF33DT-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDF33DT-TR requirements.
6.How does Aetrix verify that LDF33DT-TR is sourced from the original manufacturer or authorized distributors?
All LDF33DT-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDF33DT-TR meets industry standards.
7.What is the process for return or replacement of LDF33DT-TR?
All LDF33DT-TR units undergo pre-shipment inspection (PSI). If there is an issue with LDF33DT-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDF33DT-TR part is unused and in its original packaging.
Return procedure for LDF33DT-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDF33DT-TR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

__2.jpg)