STMicroelectronics LDFMPT-TR
- Part No.:
- LDFMPT-TR
- Manufacturer:
- STMicroelectronics
- Package:
- TO-252-5, DPAK (4 Leads + Tab), TO-252AD
- Datasheet:
-
LDFMPT-TR.pdf
- Description:
- IC REG LINEAR POS ADJ 500MA PPAK
- Quantity:
- Payment:

- Shipping:

Inventory:3,256
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDFMPT-TR from STMicroelectronics is a 500 mA very low dropout linear regulator in DFN6-3x3 package, designed for precision voltage regulation in space-constrained systems. It operates from 2.5 V to 16 V input, delivers fixed 3.3 V output with ±1% accuracy at 10 mA load, features logic-controlled enable (EN), open-drain Power Good (PG), and internal thermal/current protection - ideal for powering low-voltage microprocessors and memory in portable industrial equipment.
For engineers reviewing the LDFMPT-TR datasheet, LDFMPT-TR pinout, LDFMPT-TR application, or LDFMPT-TR equivalent, key selection criteria include dropout voltage ≤300 mV at 500 mA, quiescent current ≤200 µA under load, PG threshold at 0.92×VOUT, and thermal shutdown at 170 °C - all critical for battery-powered and thermally sensitive designs.
Technical Context
The LDFMPT-TR implements a high-gain error amplifier driving a PMOS pass transistor, enabling ultra-low dropout operation and fast transient response to line/load changes. Its adjustable reference architecture supports precise output regulation across temperature (±1.5% over −40 °C to +125 °C) and load (10 mA–500 mA).
It integrates dual-function pins: EN provides logic-level shutdown control (0.8 V low / 2 V high thresholds), while PG delivers open-drain fault signaling with hysteresis (0.8×VOUT falling edge). Internal protection includes current limiting (0.8 A short-circuit) and thermal shutdown (170 °C, 10 °C hysteresis).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 500 mA guaranteed - sufficient to power ARM Cortex-M microcontrollers or LPDDR memory rails without external boost. |
| Dropout voltage | Max 300 mV at 500 mA - enables stable 3.3 V output from Li-ion (3.0 V min) or 5 V rail with minimal headroom loss. |
| Output accuracy | ±1% at 10 mA, ±1.5% over full temp/load range - meets tight tolerance requirements for ADC references and sensor biasing. |
| Quiescent current | 200 µA typical at 500 mA load - extends battery life in always-on monitoring nodes and IoT endpoints. |
| Power Good threshold | Rising edge at 0.92×VOUT (3.036 V for 3.3 V version) - enables reliable sequencing of downstream FPGAs or PMICs. |
| Operating temperature | −40 °C to +125 °C junction - qualified for under-hood automotive modules and industrial PLC I/O stages. |
| Supply rejection | 60 dB at 120 Hz, 52 dB at 10 kHz - suppresses ripple from switching DC/DC converters feeding the LDO input. |
Pinout & Package
Package: DFN6-3x3 mm, exposed thermal pad (GND), RoHS-compliant ECOPACK2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VOUT | Regulated 3.3 V output - connects directly to load; requires ≥2.2 µF ceramic capacitor with ESR <1 Ω for stability. |
| 2 | ADJ/NC | No-connect on fixed 3.3 V version (LDFMPT-TR); left unconnected - not internally tied. |
| 3 | PG | Open-drain Power Good - sinks 6 mA when output is within ±8% of nominal; requires external 10–100 kΩ pull-up. |
| 4 | GND | Analog/digital ground reference - must be connected to PCB thermal pad for thermal performance (RthJC = 10 °C/W). |
| 5 | EN | Active-high enable - drives regulator ON above 2 V; pulls to GND for <30 µA shutdown current. |
| 6 | VIN | Input supply (2.5–16 V) - requires ≥1 µF ceramic capacitor placed ≤12.7 mm from pin to minimize noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Logic-controlled shutdown | EN pin reduces quiescent current to 30 µA (typ.) - enables deep-sleep modes in battery-powered telemetry devices. |
| Power Good monitoring | PG output signals valid regulation with 12% hysteresis - eliminates need for external supervisor IC in compact power trees. |
| Low-noise regulation | 45 µVRMS output noise (10 Hz–100 kHz) - preserves signal integrity for analog front-ends and RF bias rails. |
| Thermal robustness | 170 °C shutdown with 10 °C hysteresis - prevents latch-up during sustained overload in sealed enclosures. |
| Wide input range | 2.5 V to 16 V operation - supports single-supply designs across 3.3 V, 5 V, and 12 V system rails without re-binning. |
Applications
| Industrial Sensor Node | Medical Wearable |
|---|---|
|
Use Scenario: Compact wireless temperature/humidity sensor node powered by coin cell or rechargeable Li-Po. IC Role / Device Role / Timing Role: Primary 3.3 V rail regulator for MCU, BLE radio, and analog sensor interface. Use Value: 200 µA quiescent current extends 2-year battery life; 300 mV dropout allows operation down to 3.0 V battery voltage. |
Use Scenario: ECG patch with continuous biopotential acquisition and Bluetooth streaming. IC Role / Device Role / Timing Role: Low-noise 3.3 V supply for instrumentation amplifier and ADC reference. Use Value: 45 µVRMS output noise avoids corruption of sub-mV ECG signals; PG ensures clean startup before data capture. |
| Embedded PC Module | Automotive Body Control Unit |
|
Use Scenario: Fanless industrial PC module (e.g., SMARC or Qseven) requiring stable core voltage for SoC I/O rails. IC Role / Device Role / Timing Role: Secondary LDO for DDR termination or USB PHY power domain. Use Value: ±1% output accuracy maintains signal integrity across temperature; EN pin enables dynamic power gating during idle cycles. |
Use Scenario: Under-dash BCM managing door locks, lighting, and CAN transceiver biasing. IC Role / Device Role / Timing Role: Post-regulator for 3.3 V microcontroller and LIN transceiver supply. Use Value: −40 °C to +125 °C operation survives engine bay thermal cycling; PG output sequences MCU boot after main 12 V rail stabilizes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSM10533TR | Fixed 3.3 V, 300 mA max, 400 mV dropout at 300 mA, no PG output | Lacks Power Good signaling and 500 mA capability - unsuitable for FPGA or multi-rail sequencing | Select only if load current ≤300 mA and system-level supervision is handled externally |
| LDL1133PU33R | Fixed 3.3 V, 300 mA, 250 mV dropout, 1.5 µA quiescent current, no EN/PG | Ultra-low IQ but no enable or PG - cannot support dynamic power management or fault detection | Prefer for always-on sensor nodes where shutdown control is unnecessary and IQ <2 µA is mandatory |
Compared with TSM10533TR and LDL1133PU33R, LDFMPT-TR uniquely combines 500 mA drive, integrated PG/EN, and 300 mV dropout - making it the only choice for compact, sequenced, and thermally demanding embedded power rails.
Availability
LDFMPT-TR is available at Aetrix Electronics and suitable for industrial sensor nodes, medical wearables, embedded PC modules, and automotive body control units requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for LDFMPT-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, microcontrollers, and analog ICs for industrial, automotive, and consumer markets.
LDFMPT-TR belongs to ST's LDFM family of very low-dropout linear regulators, engineered specifically for high-precision, low-noise, and thermally robust voltage regulation in space-constrained portable and industrial electronics.
FAQ
What is the minimum input voltage required for stable 3.3 V output at 500 mA?
The LDFMPT-TR requires VIN ≥ VOUT + VDROP = 3.3 V + 0.3 V = 3.6 V for full 500 mA output. At lower inputs (down to 2.5 V), output current is reduced per the dropout curve - e.g., at 3.0 V input, maximum load is ~200 mA. Absolute minimum VIN is 2.5 V per datasheet specification.
Can the ADJ pin be left floating on the LDFMPT-TR?
No. The ADJ pin is not connected internally on the fixed 3.3 V LDFMPT-TR variant and must remain unconnected - neither tied to GND nor pulled up. Floating it poses no risk, but intentional connection may cause undefined behavior or leakage paths. Always verify pin function against Table 1 in DS9220 Rev 7.
How is Power Good (PG) used in system sequencing?
PG is an open-drain output that pulls low when VOUT falls below 0.8×VOUT (2.64 V) and releases high when VOUT rises above 0.92×VOUT (3.036 V). Connect a 47 kΩ pull-up to 3.3 V; use the resulting logic signal to delay enablement of downstream ICs until regulated voltage is stable - critical for FPGA configuration and memory initialization.
Does LDFMPT-TR require external compensation components?
No. The LDFMPT-TR is internally compensated and stable with standard ceramic capacitors: ≥1 µF at VIN and ≥2.2 µF at VOUT. Stability is guaranteed across the specified ESR range (0.01–1 Ω for COUT = 2.2 µF), eliminating need for external RC networks or compensation resistors.
LDFMPT-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- TO-252-5, DPAK (4 Leads + Tab), TO-252AD
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 12V
- Voltage Dropout (Max):
- 0.3V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- 800 µA
- Current - Supply (Max):
- -
- PSRR:
- 62dB ~ 55dB (120Hz ~ 10kHz)
- Control Features:
- Enable, Power Good
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PPAK
LDFMPT-TR FAQ
1.How can I place an order for LDFMPT-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for LDFMPT-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDFMPT-TR reliable?
The price and inventory of LDFMPT-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDFMPT-TR is usually 5 days.
3.What payment methods are accepted for LDFMPT-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDFMPT-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDFMPT-TR?
LDFMPT-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDFMPT-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDFMPT-TR?
For technical support, including LDFMPT-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDFMPT-TR requirements.
6.How does Aetrix verify that LDFMPT-TR is sourced from the original manufacturer or authorized distributors?
All LDFMPT-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDFMPT-TR meets industry standards.
7.What is the process for return or replacement of LDFMPT-TR?
All LDFMPT-TR units undergo pre-shipment inspection (PSI). If there is an issue with LDFMPT-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDFMPT-TR part is unused and in its original packaging.
Return procedure for LDFMPT-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDFMPT-TR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

