STMicroelectronics LDK120DM33R
- Part No.:
- LDK120DM33R
- Manufacturer:
- STMicroelectronics
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LDK120DM33R.pdf
- Description:
- IC REG LINEAR 3.3V 200MA SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:2,514
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDK120DM33R from STMicroelectronics is a 3.3 V fixed-output, 200 mA low-dropout linear regulator with 100 mV typical dropout at 100 mA, 100 µA max quiescent current, ±2.0% output voltage tolerance at 25 °C, and operation from 1.9–5.5 V input. It delivers ultra-low noise (51 µVRMS, 10 Hz–100 kHz with 10 nF bypass) and logic-controlled shutdown (<1 µA OFF-mode current), targeting power-sensitive portable electronics.
For engineers reviewing the LDK120DM33R datasheet, LDK120DM33R pinout, LDK120DM33R application, or LDK120DM33R equivalent, key selection criteria include dropout performance under 200 mA load, ceramic-capacitor stability (1 µF COUT), thermal shutdown threshold (160 °C), enable logic thresholds (0.4 V low / 1.2 V high), and SOT23-5L package compatibility with space-constrained PCB layouts.
Technical Context
The LDK120DM33R employs a PMOS pass transistor architecture enabling ultra-low dropout and near-zero ground current across load range. Its internal bandgap reference and error amplifier deliver tight DC accuracy (±2.0% at 25 °C) and low line/load regulation (0.05 %/V and 0.006 %/mA).
Noise suppression is achieved via dual-path design: a dedicated bypass pin (BYP) accepts a 10 nF capacitor to reduce output noise to 51 µVRMS; without BYP, noise rises to 148 µVRMS. The device integrates short-circuit current limiting (~400 mA) and thermal shutdown with 20 °C hysteresis for robust fault protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 3.3 V ±2.0% at 25 °C - ensures stable rail for 3.3 V microcontrollers and sensors without external feedback. |
| Max output current | 200 mA guaranteed - supports moderate-power peripherals like RF transceivers or display drivers in handheld devices. |
| Dropout voltage | 100 mV typ. at 100 mA - enables operation down to 3.4 V input for 3.3 V output, extending battery runtime in single-cell Li-ion systems. |
| Quiescent current | 60 µA typ. at 0 mA load - minimizes standby drain in always-on subsystems such as real-time clocks or wake-up circuitry. |
| Output noise | 51 µVRMS (10 Hz–100 kHz, with 10 nF BYP cap) - meets stringent noise requirements for ADC references and RF LDO stages. |
| Enable threshold | Logic-compatible: VIL ≤ 0.4 V, VIH ≥ 1.2 V - interfaces directly with 1.8 V or 3.3 V GPIO without level-shifting. |
| Operating temperature | −40 °C to +125 °C junction - qualified for automotive infotainment modules and industrial edge sensors. |
Pinout & Package
LDK120DM33R is packaged in SOT23-5L (2.95 mm × 1.60 mm × 1.45 mm), a surface-mount 5-pin package with exposed thermal pad (not electrically connected). Pin 1 is IN, Pin 2 is GND, Pin 3 is EN, Pin 4 is BYP (bypass input for noise reduction), and Pin 5 is OUT. Pin 4 must be left floating if bypass capacitor is unused.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Input voltage supply | Accepts 1.9–5.5 V DC; requires 1 µF ceramic input capacitor for stability and transient response. |
| 2 (GND) | Power ground reference | Common return path for input, output, and enable circuits; must be low-impedance connection to minimize noise coupling. |
| 3 (EN) | Enable control input | Active-high logic input: <0.4 V = shutdown (<1 µA IQ), >1.2 V = active; 100 nA input leakage preserves battery life. |
| 4 (BYP) | Bypass capacitor terminal | Connects optional 10 nF ceramic capacitor to reduce output noise by ~65% (to 51 µVRMS); open if unused. |
| 5 (OUT) | Regulated output voltage | Delivers stable 3.3 V ±2.0%; supports 1–22 µF ceramic output capacitors with ESR <10 Ω for loop stability. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low noise with bypass | 51 µVRMS (10 Hz–100 kHz) enables clean power for precision analog circuits without additional filtering. |
| Ceramic-capacitor compatible | Stable with 1 µF COUT - eliminates need for costly tantalum or aluminum electrolytic capacitors and reduces board area. |
| Logic-controlled shutdown | <1 µA total current in OFF mode - extends shelf life and enables deep-sleep modes in battery-powered IoT endpoints. |
| Thermal and short-circuit protection | 160 °C shutdown with 20 °C hysteresis and 400 mA constant-current limit - prevents damage during overload or ambient overheating. |
| Wide input voltage range | 1.9–5.5 V operation - supports single-cell Li-ion (2.7–4.2 V), LiFePO4 (2.0–3.6 V), and 3.3 V/5 V system rails. |
Applications
| Mobile Phone Power Management | Digital Still Camera Sensor Bias |
|---|---|
|
Use Scenario: Providing clean 3.3 V bias to CMOS image sensor analog front-end and ISP core during burst capture. IC Role / Device Role / Timing Role: Primary LDO for image sensor analog supply, decoupling switching noise from DC-DC converters. Use Value: 51 µVRMS noise ensures <1 LSB noise floor in 12-bit ADCs; 100 mV dropout allows operation until battery reaches 3.4 V. |
Use Scenario: Powering low-noise microphone preamplifiers and audio CODECs in compact camera bodies. IC Role / Device Role / Timing Role: Low-noise post-regulator after buck converter, delivering stable 3.3 V to audio signal chain. Use Value: ±2.0% output tolerance maintains SNR across temperature; 1 µF COUT compatibility simplifies layout in tight acoustic cavities. |
| Cordless Phone Base Station MCU | PDA System-on-Module Core Rail |
|
Use Scenario: Supplying 3.3 V to ARM Cortex-M4 MCU and Bluetooth LE radio during voice call and standby. IC Role / Device Role / Timing Role: Always-on LDO for MCU core and radio PHY, activated only when base station is powered. Use Value: 60 µA quiescent current minimizes idle drain; enable pin allows host MCU to gate power during deep sleep. |
Use Scenario: Delivering regulated 3.3 V to FPGA configuration memory and interface I/O banks in legacy PDA designs. IC Role / Device Role / Timing Role: Secondary LDO for I/O voltage domain, isolated from noisy main 5 V rail. Use Value: −40 °C to +125 °C rating ensures reliability in unventilated handheld enclosures; SOT23-5L footprint fits legacy 0.65 mm pitch layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6219B332MR-G | 3.3 V fixed, 150 mA, 60 µA IQ, no BYP pin, 120 mV dropout @ 100 mA | Lacks bypass pin for ultra-low noise; lower current rating limits use with higher-power peripherals. | Select when board space is tighter (SOT23-5 vs SOT23-5L identical footprint) and noise <70 µVRMS suffices. |
| ROHM BD33IC0WEFJ-C | 3.3 V fixed, 200 mA, 35 µA IQ, no BYP pin, 150 mV dropout @ 100 mA, 100 µVRMS noise | Higher baseline noise (no bypass option); lower quiescent current but wider dropout compromises low-VIN headroom. | Prefer for ultra-low-power always-on nodes where 35 µA IQ outweighs need for sub-60 µVRMS noise. |
Compared with XC6219B332MR-G and BD33IC0WEFJ-C, the LDK120DM33R uniquely combines 200 mA capability, 100 mV dropout, and 51 µVRMS noise via bypass-making it optimal for noise-critical, battery-limited 3.3 V rails where both performance and headroom matter.
Availability
LDK120DM33R is available at Aetrix Electronics and suitable for mobile phones, digital still cameras, cordless phone base stations, and PDAs requiring stable component supply with full production status through July 2026.
Supply support for LDK120DM33R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The LDK120 series belongs to ST's high-performance analog LDO portfolio, engineered specifically for ultra-low-noise, low-quiescent-current power delivery in space- and battery-constrained portable electronics.
FAQ
What is the minimum input voltage required for 3.3 V output at full 200 mA load?
The LDK120DM33R requires VIN ≥ VOUT + VDROP. At 200 mA and 40–125 °C, maximum dropout is 300 mV per datasheet Table 4. Thus, minimum input is 3.3 V + 0.3 V = 3.6 V. Below this, output voltage drops out of regulation.
Can the BYP pin be left unconnected without affecting basic regulation?
Yes. Pin 4 (BYP) is optional: if no 10 nF bypass capacitor is used, the pin must be left floating with no PCB trace. It is internally disconnected on the fixed-output version and does not impact DC regulation, stability, or thermal performance.
Is the SOT23-5L package RoHS-compliant and halogen-free?
Yes. Per ST's ECOPACK documentation referenced in DS9378 Rev 9 Section 7, the LDK120DM33R in SOT23-5L carries ECOPACK2 qualification - fully RoHS-compliant, halogen-free, and compliant with JEDEC J-STD-020 moisture sensitivity level 1 (MSL1).
How does thermal performance differ between SOT23-5L and DFN6 packages?
SOT23-5L has RthJA = 160 °C/W; DFN6 (1.2 × 1.3 mm) has RthJA = 237 °C/W. Though smaller, the DFN6's higher junction-to-ambient resistance means it runs hotter at same power dissipation. For 200 mA at 3.6 V IN → 3.3 V OUT (PD ≈ 60 mW), SOT23-5L adds ~9.6 °C rise vs ambient; DFN6 adds ~14.2 °C.
LDK120DM33R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.3V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 60 µA
- Current - Supply (Max):
- 100 µA
- PSRR:
- 55dB (120Hz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
LDK120DM33R FAQ
1.How can I place an order for LDK120DM33R through Aetrix?
Please submit a Request for Quotation (RFQ) for LDK120DM33R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDK120DM33R reliable?
The price and inventory of LDK120DM33R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDK120DM33R is usually 5 days.
3.What payment methods are accepted for LDK120DM33R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDK120DM33R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDK120DM33R?
LDK120DM33R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDK120DM33R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDK120DM33R?
For technical support, including LDK120DM33R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDK120DM33R requirements.
6.How does Aetrix verify that LDK120DM33R is sourced from the original manufacturer or authorized distributors?
All LDK120DM33R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDK120DM33R meets industry standards.
7.What is the process for return or replacement of LDK120DM33R?
All LDK120DM33R units undergo pre-shipment inspection (PSI). If there is an issue with LDK120DM33R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDK120DM33R part is unused and in its original packaging.
Return procedure for LDK120DM33R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDK120DM33R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

