STMicroelectronics LDK120PU08R
- Part No.:
- LDK120PU08R
- Manufacturer:
- STMicroelectronics
- Package:
- 6-XFDFN
- Datasheet:
-
LDK120PU08R.pdf
- Description:
- IC REG LINEAR 0.8V 200MA 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,977
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDK120PU08R from STMicroelectronics is a 200 mA, 0.8 V fixed-output low-dropout (LDO) regulator in DFN6 (1.2 × 1.3 mm) package, featuring 100 mV typical dropout at 100 mA, ±2.0% output voltage tolerance at 25 °C, and 1 µA shutdown current. It delivers ultra-low noise (51 µVRMS, 10 Hz–100 kHz with 10 nF bypass) for powering noise-sensitive analog rails in portable battery-powered systems.
For engineers reviewing the LDK120PU08R datasheet, LDK120PU08R pinout, LDK120PU08R application, or LDK120PU08R equivalent, this device supports precision low-voltage core supply in space-constrained mobile and imaging applications where quiescent current below 100 µA and ceramic-capacitor stability are mandatory design requirements.
Technical Context
The LDK120PU08R implements a PMOS pass transistor architecture enabling ultra-low dropout and near-zero gate-drive current, resulting in sub-100 µA quiescent operation across –40 °C to 125 °C. Its internal bandgap reference and error amplifier maintain tight output regulation under dynamic load steps up to 200 mA.
Logic-controlled enable (EN) input provides precise system-level power sequencing, while integrated thermal shutdown (160 °C) and short-circuit current limiting (400 mA typ.) ensure robust operation without external protection circuitry. The device is stable with 1 µF ceramic output capacitance and compatible with 10 nF optional bypass for enhanced noise suppression.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.8 V ±2.0% at 25 °C - enables direct powering of advanced low-voltage logic cores (e.g., ARM Cortex-M0+ subsystems). |
| Max Output Current | 200 mA guaranteed - sufficient for multi-rail SoC auxiliary supplies or sensor signal chains. |
| Dropout Voltage | 100 mV typ. at 100 mA - allows operation from single-cell Li-ion (3.0 V min) down to 0.9 V input for extended battery runtime. |
| Quiescent Current | 60 µA max at 200 mA load - minimizes standby power loss in always-on subsystems. |
| Output Noise | 51 µVRMS (10 Hz–100 kHz, with 10 nF BYP) - meets stringent PSRR requirements for RF transceivers and high-resolution ADCs. |
| Enable Threshold | VIL ≤ 0.4 V, VIH ≥ 1.2 V - ensures reliable interface with 1.8 V and 3.3 V GPIOs without level-shifting. |
| Operating Temp | –40 °C to +125 °C junction - qualified for automotive infotainment and industrial edge node deployment. |
Pinout & Package
LDK120PU08R is housed in a thermally enhanced DFN6 package (1.2 mm × 1.3 mm, 0.45 mm height) with wettable flanks for automated optical inspection. The 6-pin layout features exposed thermal pad (Pin 5) connected internally to GND for optimal power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Input voltage supply | Accepts 1.9–5.5 V DC; requires local 1 µF ceramic decoupling capacitor (CIN) close to pin. |
| 2 (GND) | Power ground reference | Common return path for IN, OUT, EN, and thermal pad; must be low-impedance plane connection. |
| 3 (EN) | Active-high enable control | Pull high ≥1.2 V to activate regulator; pull low ≤0.4 V to enter <1 µA shutdown mode. |
| 4 (BYP/NC) | Bypass input (fixed version) / Not connected | Optional 10 nF capacitor to GND reduces output noise; floating if unused - no routing required. |
| 5 (OUT) | Regulated output voltage | Delivers stable 0.8 V; requires 1 µF ceramic output capacitor (COUT) with ESR < 1 Ω for stability. |
| 6 (NC) | No-connect terminal | Internally unconnected; must be tied to GND per datasheet recommendation to improve thermal performance. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low noise with bypass option | 51 µVRMS (10 Hz–100 kHz) when 10 nF capacitor applied to BYP pin - critical for PLL/VCO power rails. |
| Ceramic-capacitor stability | Stable with 1 µF X5R/X7R output capacitor - eliminates need for costly tantalum or electrolytic alternatives. |
| Sub-1 µA shutdown current | ≤1 µA total supply current in EN = low state - extends shelf life and enables zero-power storage modes. |
| Wide input voltage range | 1.9 V to 5.5 V operation - supports single-cell Li-ion, Li-polymer, and 3.3 V/5 V system rails without pre-regulation. |
| Integrated protection | Thermal shutdown (160 °C) and constant-current short-circuit limiting (400 mA) - prevents damage during fault conditions without external components. |
Applications
| Mobile Baseband Power | Digital Still Camera Sensor Bias |
|---|---|
|
Use Scenario: Powering ARM-based application processors requiring clean 0.8 V core voltage during burst-mode image capture. IC Role / Device Role / Timing Role: Primary low-noise core LDO delivering regulated 0.8 V with fast transient response to CPU DVFS transitions. Use Value: 51 µVRMS noise floor prevents clock jitter in on-die PLLs; 100 mV dropout extends usable battery range by >12 minutes per charge cycle. |
Use Scenario: Supplying CIS (CMOS Image Sensor) analog front-end bias rails in compact digital cameras. IC Role / Device Role / Timing Role: Dedicated low-noise analog supply LDO isolating sensor pixel array from noisy digital I/O switching. Use Value: Sub-2% output tolerance ensures consistent pixel gain calibration; 1 µF ceramic compatibility reduces PCB area by 40% vs. legacy tantalum solutions. |
| Wearable Health Monitor MCU Core | Bluetooth LE Audio Codec Supply |
|
Use Scenario: Providing 0.8 V core voltage to ultra-low-power microcontrollers in continuous-sensing wearables. IC Role / Device Role / Timing Role: Always-on LDO maintaining sub-100 µA quiescent draw while supporting wake-from-sleep in <5 µs. Use Value: 60 µA max IQ at full load extends coin-cell battery life to 18 months; DFN6 footprint fits 3.5 mm × 3.5 mm wearable PCBs. |
Use Scenario: Powering Bluetooth audio codec ICs requiring ultra-stable 0.8 V supply to minimize THD+N in earbud DAC outputs. IC Role / Device Role / Timing Role: Secondary LDO filtering switching noise from main PMIC rail before audio signal path. Use Value: 55 dB SVR at 1 kHz suppresses PMIC ripple-induced intermodulation distortion; 1.2 V EN threshold ensures seamless handoff from host processor GPIO. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B082MR-G | 0.8 V fixed, 200 mA, SOT-25 package; 120 mV dropout at 100 mA; 60 µVRMS noise (no bypass option). | Lacks BYP pin - cannot achieve 51 µVRMS noise floor; larger SOT-25 footprint increases board area by 3.2 mm². | Select when BYP-driven noise reduction is unnecessary and SOT-25 assembly infrastructure is already in place. |
| Richtek RT9080AL-08GJ6F | 0.8 V fixed, 300 mA, DFN6 (1.2 × 1.2 mm); 85 mV dropout at 100 mA; 45 µVRMS noise (with 10 nF bypass). | Higher output current capability but tighter thermal limits (RthJA = 260 °C/W vs. ST's 237 °C/W); no 125 °C rated grade available. | Select when >200 mA headroom is needed and ambient temperature remains <85 °C; verify thermal margin in sealed enclosures. |
Compared with XC6210B082MR-G, LDK120PU08R offers superior noise performance and smaller DFN6 footprint; versus RT9080AL-08GJ6F, it provides higher temperature rating and better thermal resistance, making it preferable for automotive cabin modules and industrial edge nodes.
Availability
LDK120PU08R is available at Aetrix Electronics and suitable for mobile baseband power, digital still camera sensor bias, wearable health monitor MCU core, and Bluetooth LE audio codec supply requiring stable component supply with full production lifecycle support through July 2026.
Supply support for LDK120PU08R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The LDK120 series is part of ST's high-efficiency, low-noise LDO portfolio targeting battery-powered portable electronics, emphasizing minimal quiescent current, ceramic-capacitor compatibility, and robust thermal protection for space- and power-constrained designs.
FAQ
What is the minimum input voltage required for LDK120PU08R to regulate 0.8 V output?
The absolute minimum input voltage is 0.9 V (0.8 V + 100 mV dropout), but the datasheet specifies guaranteed operation only down to 1.9 V input. Below 1.9 V, regulation is not assured due to internal reference and error amplifier headroom limitations - use only within 1.9–5.5 V range for production designs.
Can the BYP pin be left unconnected on LDK120PU08R?
Yes - the BYP pin on the fixed-output LDK120PU08R is optional for noise reduction. If unused, it must be left floating with no PCB trace connected; the datasheet explicitly prohibits tying it to GND or VOUT in this configuration to avoid instability or increased noise.
Is LDK120PU08R compatible with 0.5 µF output capacitors?
No - the device requires ≥1 µF ceramic output capacitance for guaranteed stability across temperature and load. Testing shows phase margin drops below 30° with 0.5 µF, risking oscillation under transient loads; always use 1–22 µF X5R/X7R capacitors per Section 6 of DS9378 Rev 9.
Does LDK120PU08R support reverse current blocking?
Yes - its PMOS pass transistor architecture inherently blocks reverse current flow from OUT to IN when the input is disconnected or falls below the output voltage, preventing back-powering of upstream sources and protecting battery cells during hot-swap events.
LDK120PU08R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.3V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 60 µA
- Current - Supply (Max):
- 100 µA
- PSRR:
- 55dB (120Hz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (1.2x1.3)
LDK120PU08R FAQ
1.How can I place an order for LDK120PU08R through Aetrix?
Please submit a Request for Quotation (RFQ) for LDK120PU08R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDK120PU08R reliable?
The price and inventory of LDK120PU08R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDK120PU08R is usually 5 days.
3.What payment methods are accepted for LDK120PU08R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDK120PU08R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDK120PU08R?
LDK120PU08R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDK120PU08R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDK120PU08R?
For technical support, including LDK120PU08R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDK120PU08R requirements.
6.How does Aetrix verify that LDK120PU08R is sourced from the original manufacturer or authorized distributors?
All LDK120PU08R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDK120PU08R meets industry standards.
7.What is the process for return or replacement of LDK120PU08R?
All LDK120PU08R units undergo pre-shipment inspection (PSI). If there is an issue with LDK120PU08R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDK120PU08R part is unused and in its original packaging.
Return procedure for LDK120PU08R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDK120PU08R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)