STMicroelectronics LDK120PU32R
- Part No.:
- LDK120PU32R
- Manufacturer:
- STMicroelectronics
- Package:
- 6-XFDFN
- Datasheet:
-
LDK120PU32R.pdf
- Description:
- IC REG LINEAR 3.2V 200MA 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,969
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDK120PU32R from STMicroelectronics is a 3.2 V fixed-output, 200 mA low-dropout linear regulator with 100 mV typical dropout at 100 mA, 100 µA max quiescent current, ±2.0% output voltage tolerance at 25 °C, and operation from 1.9 V to 5.5 V input - designed for noise-sensitive power rails in portable battery-powered systems.
For engineers reviewing the LDK120PU32R datasheet, LDK120PU32R pinout, LDK120PU32R application, or LDK120PU32R equivalent, key selection criteria include ultra-low noise (51 µVRMS with 10 nF bypass), logic-controlled shutdown (<1 µA OFF-mode current), ceramic capacitor compatibility (1 µF COUT), thermal/short-circuit protection, and DFN6 (1.2 × 1.3 mm) package suitability for space-constrained PCB layouts.
Technical Context
The LDK120PU32R employs a PMOS pass transistor architecture enabling ultra-low dropout and stable regulation down to 1.9 V input while maintaining tight output accuracy across –40 °C to 125 °C. Its internal bandgap reference and error amplifier deliver ±2.0% initial tolerance and <0.006 %/mA load regulation.
It integrates a dedicated enable input (EN) with logic-level thresholds (0.4 V low / 1.2 V high), bypass/adjust pin configured as NC in fixed versions, and robust protection including thermal shutdown (160 °C) and constant-current short-circuit limiting (400 mA). Noise performance is enhanced via optional 10 nF bypass capacitor on the BYP pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 3.2 V ±2.0% at 25 °C - ensures stable core/peripheral rail for 3.3 V-tolerant ICs with margin. |
| Max output current | 200 mA guaranteed - supports moderate-power sensors, RF front-ends, or MCU subsystems. |
| Dropout voltage | 100 mV typ. at 100 mA - enables regulation from 3.3 V input down to 3.2 V output, maximizing battery runtime. |
| Quiescent current | 60 µA typ. (100 µA max) - minimizes standby power loss in always-on battery applications. |
| Output noise | 51 µVRMS (10 Hz–100 kHz, with 10 nF BYP cap) - meets stringent analog/RF supply requirements. |
| Input voltage range | 1.9 V to 5.5 V - compatible with single-cell Li-ion (2.7–4.2 V), LiFePO₄, or 3.3 V/5 V system rails. |
| Operating temperature | –40 °C to +125 °C junction - qualified for automotive cabin and industrial edge node environments. |
Pinout & Package
LDK120PU32R is packaged in DFN6 (1.2 × 1.3 mm, 0.4 mm height) with wettable flanks, optimized for automated optical inspection and thermal performance (RthJC = 104 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Input voltage supply | Accepts 1.9–5.5 V DC; requires local 1 µF ceramic decoupling (CIN) close to pin. |
| 2 (GND) | Power ground reference | Low-impedance return path for load and internal circuitry; must be connected to main PCB ground plane. |
| 3 (EN) | Enable control input | Active-high logic: <0.4 V = shutdown (<1 µA IQ), >1.2 V = active; 100 nA input leakage. |
| 4 (BYP/ADJ/NC) | Bypass/adjust pin | Internally not connected (NC) in fixed-output LDK120PU32R; must be left floating - no routing or pull-up/down. |
| 5 (OUT) | Regulated output | Delivers stable 3.2 V; requires 1 µF ceramic output capacitor (COUT) with ESR <1 Ω for stability. |
| 6 (N/C) | No-connect terminal | Not bonded; must be connected to GND per datasheet to ensure mechanical reliability and thermal conduction. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low noise regulation | 51 µVRMS output noise (10 Hz–100 kHz) with 10 nF bypass - enables clean supply for ADCs, PLLs, and RF ICs. |
| Sub-1 µA shutdown current | Typ. 0.5 µA total device current in EN = low state - extends shelf life and battery hold time in sleep modes. |
| Ceramic capacitor stability | Stable with ≥1 µF X5R/X7R ceramic COUT (ESR <1 Ω) - eliminates need for costly tantalum or electrolytic capacitors. |
| Integrated protection | Thermal shutdown (160 °C, 20 °C hysteresis) + current limiting (400 mA) - prevents damage during overload or ambient rise. |
| Wide input compatibility | Operates from 1.9 V - supports direct regulation from single-cell LiFePO₄ (2.0–3.6 V) or partially discharged Li-ion. |
Applications
| Mobile Power Management | Digital Imaging Sensors |
|---|---|
|
Use Scenario: Powering CMOS image sensor bias and analog front-end in compact digital still cameras. IC Role / Device Role / Timing Role: Primary 3.2 V analog supply regulator delivering low-noise, tightly regulated voltage independent of battery discharge curve. Use Value: 51 µVRMS noise and ±2.0% tolerance prevent image banding and color shift; 100 mV dropout extends usable battery life by >12% vs. legacy LDOs. |
Use Scenario: Supplying low-voltage I/O and core logic in smartphone camera modules with strict EMI constraints. IC Role / Device Role / Timing Role: Secondary LDO providing isolated, quiet 3.2 V rail for sensor interface and MIPI PHY circuits. Use Value: 1 µF ceramic compatibility reduces BOM count and board area; shutdown mode cuts idle current to sub-µA during frame blanking intervals. |
| Wearable Health Monitors | Industrial Handheld Terminals |
|
Use Scenario: Regulating power to optical heart-rate sensor (PPG) and ultra-low-power MCU in fitness trackers. IC Role / Device Role / Timing Role: Always-on supply rail with fast enable transient response (<5 µs startup) and minimal quiescent draw. Use Value: 60 µA typical IQ and –40 °C to 125 °C rating ensure multi-day battery life and reliable operation under skin-contact thermal conditions. |
Use Scenario: Providing stable 3.2 V supply to barcode scanner ASIC and touch controller in ruggedized handheld terminals. IC Role / Device Role / Timing Role: Main system LDO handling dynamic load steps (up to 200 mA) during scan bursts and display updates. Use Value: 0.006 %/mA load regulation and 150 mV dropout at full load maintain voltage within ±15 mV across operating range, preventing reset events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise, low-IQ LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B322MR-G | 3.2 V fixed, 200 mA, 75 µA IQ, 60 µVRMS noise, SOT-25 package (larger footprint than DFN6) | Lacks integrated thermal shutdown; requires external thermal monitoring in high-ambient designs | Prefer when cost sensitivity outweighs thermal safety requirements and board space allows SOT-25. |
| Richtek RT9013-32GB | 3.2 V fixed, 300 mA, 2.5 µA IQ (typ), 120 µVRMS noise, DFN6 package | Higher noise floor limits use in precision analog stages; lower dropout (80 mV @100 mA) improves efficiency | Choose for ultra-low standby power where noise is secondary - e.g., real-time clock backup rails. |
Compared with XC6210B322MR-G and RT9013-32GB, the LDK120PU32R uniquely balances ultra-low noise (51 µVRMS), robust thermal protection, and DFN6 miniaturization - making it optimal for space-constrained, noise-critical battery systems where reliability across temperature is non-negotiable.
Availability
LDK120PU32R is available at Aetrix Electronics and suitable for mobile phones, digital still cameras, wearable health monitors, and industrial handheld terminals requiring stable component supply with full production lifecycle support through July 2026.
Supply support for LDK120PU32R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for automotive, industrial, and consumer markets.
The LDK120 series belongs to ST's ultra-low-noise, low-IQ LDO portfolio, engineered specifically for battery-powered portable electronics demanding extended runtime, high PSRR, and minimal electromagnetic interference in compact form factors.
FAQ
What is the recommended output capacitor for LDK120PU32R?
The datasheet specifies a minimum 1 µF X5R or X7R ceramic capacitor (COUT) with ESR <1 Ω for stable operation. A 2.2 µF capacitor is commonly used to improve transient response. The device remains stable with values up to 22 µF, but larger capacitors require verification of ESR range per Figure 25 in DS9378 Rev 9.
Can LDK120PU32R be used with a 1.8 V input supply?
No - the absolute minimum input voltage is 1.9 V per Table 2 (Absolute Maximum Ratings). At 1.8 V, the device falls outside its operational specification and cannot regulate 3.2 V output. For 1.8 V input, consider an LDO with lower VIN(min) or a buck-boost solution.
Is the BYP/ADJ pin required to be terminated on LDK120PU32R?
No - for the fixed-output LDK120PU32R, the BYP/ADJ pin is internally not connected (NC) and must be left floating with no PCB trace or passive component attached. Connecting it to GND or VOUT may cause instability or parametric deviation.
Does LDK120PU32R support reverse current protection?
Yes - the PMOS pass transistor architecture provides inherent reverse current blocking. When VOUT > VIN, the body diode is reverse-biased and no significant reverse current flows, protecting upstream sources such as batteries or USB ports during hot-swap or fault conditions.
LDK120PU32R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.3V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 60 µA
- Current - Supply (Max):
- 100 µA
- PSRR:
- 55dB (120Hz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (1.2x1.3)
LDK120PU32R FAQ
1.How can I place an order for LDK120PU32R through Aetrix?
Please submit a Request for Quotation (RFQ) for LDK120PU32R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDK120PU32R reliable?
The price and inventory of LDK120PU32R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDK120PU32R is usually 5 days.
3.What payment methods are accepted for LDK120PU32R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDK120PU32R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDK120PU32R?
LDK120PU32R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDK120PU32R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDK120PU32R?
For technical support, including LDK120PU32R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDK120PU32R requirements.
6.How does Aetrix verify that LDK120PU32R is sourced from the original manufacturer or authorized distributors?
All LDK120PU32R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDK120PU32R meets industry standards.
7.What is the process for return or replacement of LDK120PU32R?
All LDK120PU32R units undergo pre-shipment inspection (PSI). If there is an issue with LDK120PU32R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDK120PU32R part is unused and in its original packaging.
Return procedure for LDK120PU32R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDK120PU32R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)